Home
last modified time | relevance | path

Searched refs:COMMON_PHY_CFG1_CORE_RSTN_OFFSET (Results 1 – 3 of 3) sorted by relevance

/rk3399_ARM-atf/drivers/marvell/
H A Dcomphy.h24 #define COMMON_PHY_CFG1_CORE_RSTN_OFFSET 14 macro
26 (0x1 << COMMON_PHY_CFG1_CORE_RSTN_OFFSET)
/rk3399_ARM-atf/drivers/marvell/comphy/
H A Dcomphy-cp110.h28 #define COMMON_PHY_CFG1_CORE_RSTN_OFFSET 13 macro
30 (0x1 << COMMON_PHY_CFG1_CORE_RSTN_OFFSET)
H A Dphy-comphy-cp110.c392 data |= 0x0 << COMMON_PHY_CFG1_CORE_RSTN_OFFSET; in mvebu_cp110_comphy_sata_power_on()
1368 data |= 0x0 << COMMON_PHY_CFG1_CORE_RSTN_OFFSET; in mvebu_cp110_comphy_pcie_power_on()
1377 data |= 0x1 << COMMON_PHY_CFG1_CORE_RSTN_OFFSET; in mvebu_cp110_comphy_pcie_power_on()
1971 data |= 0x0 << COMMON_PHY_CFG1_CORE_RSTN_OFFSET; in mvebu_cp110_comphy_usb3_power_on()
1980 data |= 0x1 << COMMON_PHY_CFG1_CORE_RSTN_OFFSET; in mvebu_cp110_comphy_usb3_power_on()
2518 data |= 0x0 << COMMON_PHY_CFG1_CORE_RSTN_OFFSET; in mvebu_cp110_comphy_power_off()