Home
last modified time | relevance | path

Searched refs:CMD_CASUAL (Results 1 – 4 of 4) sorted by relevance

/rk3399_ARM-atf/plat/intel/soc/common/soc/
H A Dsocfpga_mailbox.c550 CMD_CASUAL, NULL, NULL); in mailbox_set_qspi_open()
559 CMD_CASUAL, response, &resp_len); in mailbox_set_qspi_direct()
581 CMD_CASUAL, NULL, NULL); in mailbox_set_qspi_close()
592 1U, CMD_CASUAL, NULL, NULL); in mailbox_qspi_set_cs()
606 CMD_CASUAL, NULL, NULL); in mailbox_reset_cold()
615 CMD_CASUAL, NULL, NULL); in mailbox_reset_warm()
621 NULL, 0U, CMD_CASUAL, resp_buf, in mailbox_rsu_get_spt_offset()
643 CMD_CASUAL, resp_buf, in mailbox_rsu_status()
662 CMD_CASUAL, resp_buf, in mailbox_rsu_get_device_info()
670 CMD_CASUAL, NULL, NULL); in mailbox_rsu_update()
[all …]
/rk3399_ARM-atf/plat/intel/soc/common/sip/
H A Dsocfpga_sip_fcs.c354 CMD_CASUAL, random_data, &resp_len); in intel_fcs_random_number_gen()
517 CMD_CASUAL, NULL, NULL); in intel_fcs_cntr_set_preauth()
658 CMD_CASUAL, resp_data, &resp_len); in intel_fcs_encryption_ext()
738 CMD_CASUAL, resp_data, &resp_len); in intel_fcs_decryption_ext()
776 CMD_CASUAL, NULL, NULL); in intel_fcs_sigma_teardown()
795 0U, CMD_CASUAL, (uint32_t *) chip_id, &load_size); in intel_fcs_chip_id()
822 (uint32_t *) src_addr, send_size, CMD_CASUAL, in intel_fcs_attestation_subkey()
849 (uint32_t *) src_addr, send_size, CMD_CASUAL, in intel_fcs_get_measurement()
874 CMD_CASUAL, (uint32_t *) addr, &resp_len); in intel_fcs_get_rom_patch_sha384()
924 (uint32_t *) &cert_request, 1U, CMD_CASUAL, in intel_fcs_get_attestation_cert()
[all …]
/rk3399_ARM-atf/plat/intel/soc/common/include/
H A Dsocfpga_mailbox.h129 #define CMD_CASUAL 0 macro
/rk3399_ARM-atf/plat/intel/soc/common/
H A Dsocfpga_sip_svc.c264 CMD_CASUAL, NULL, NULL); in intel_fpga_config_start()
267 CMD_CASUAL, response, &resp_len); in intel_fpga_config_start()
638 CMD_CASUAL, resp_data, &resp_len);
687 0U, CMD_CASUAL, user_code, &resp_len);