Home
last modified time | relevance | path

Searched refs:AT91_CKGR_MOR (Results 1 – 4 of 4) sorted by relevance

/optee_os/core/drivers/clk/sam/
H A Dat91_main.c47 uint32_t mor = io_read32(osc->base + AT91_CKGR_MOR); in pmc_main_rc_osc_enable()
51 io_clrsetbits32(osc->base + AT91_CKGR_MOR, in pmc_main_rc_osc_enable()
65 uint32_t mor = io_read32(osc->base + AT91_CKGR_MOR); in pmc_main_rc_osc_disable()
70 io_clrsetbits32(osc->base + AT91_CKGR_MOR, in pmc_main_rc_osc_disable()
131 uint32_t mor = io_read32(pmc->base + AT91_CKGR_MOR); in pmc_main_osc_enable()
140 io_write32(pmc->base + AT91_CKGR_MOR, mor); in pmc_main_osc_enable()
152 uint32_t mor = io_read32(pmc->base + AT91_CKGR_MOR); in pmc_main_osc_disable()
161 io_write32(pmc->base + AT91_CKGR_MOR, mor | AT91_PMC_KEY); in pmc_main_osc_disable()
181 io_clrsetbits32(pmc->base + AT91_CKGR_MOR, in pmc_register_main_osc()
253 tmp = io_read32(pmc->base + AT91_CKGR_MOR); in clk_sam9x5_main_set_parent()
[all …]
H A Dat91_pmc.c198 pmc_cache.mor = io_read32(pmc_base + AT91_CKGR_MOR); in pmc_suspend()
245 io_write32(pmc_base + AT91_CKGR_MOR, pmc_cache.mor); in pmc_resume()
H A Dat91_pmc.h70 #define AT91_CKGR_MOR 0x20 macro
/optee_os/core/drivers/pm/sam/
H A Dpm_suspend.S472 ldr tmp1, [pmc, #AT91_CKGR_MOR]
475 str tmp1, [pmc, #AT91_CKGR_MOR]
484 ldr tmp1, [pmc, #AT91_CKGR_MOR]
488 str tmp1, [pmc, #AT91_CKGR_MOR]
522 ldr tmp1, [pmc, #AT91_CKGR_MOR]
526 str tmp1, [pmc, #AT91_CKGR_MOR]
534 4: ldr tmp1, [pmc, #AT91_CKGR_MOR]
537 str tmp1, [pmc, #AT91_CKGR_MOR]
557 ldr tmp1, [pmc, #AT91_CKGR_MOR]
561 str tmp1, [pmc, #AT91_CKGR_MOR]
[all …]