Searched refs:win_ctrl_reg (Results 1 – 2 of 2) sorted by relevance
| /OK3568_Linux_fs/u-boot/drivers/ddr/marvell/a38x/ |
| H A D | ddr3_init.c | 180 u32 win_ctrl_reg, num_of_win_regs; in ddr3_restore_and_set_final_windows() local
184 win_ctrl_reg = REG_XBAR_WIN_4_CTRL_ADDR; in ddr3_restore_and_set_final_windows()
189 reg_write((win_ctrl_reg + 0x4 * ui), win[ui]); in ddr3_restore_and_set_final_windows()
215 u32 win_ctrl_reg, win_base_reg, win_remap_reg; in ddr3_save_and_set_training_windows() local
217 win_ctrl_reg = REG_XBAR_WIN_4_CTRL_ADDR; in ddr3_save_and_set_training_windows()
240 win[ui] = reg_read(win_ctrl_reg + 0x4 * ui); in ddr3_save_and_set_training_windows()
264 reg_write(win_ctrl_reg + win_jump_index * tmp_count, in ddr3_save_and_set_training_windows()
|
| /OK3568_Linux_fs/u-boot/drivers/ddr/marvell/axp/ |
| H A D | ddr3_init.c | 142 u32 win_ctrl_reg, num_of_win_regs; in ddr3_restore_and_set_final_windows() local
151 win_ctrl_reg = REG_XBAR_WIN_16_CTRL_ADDR; in ddr3_restore_and_set_final_windows()
154 win_ctrl_reg = REG_XBAR_WIN_4_CTRL_ADDR; in ddr3_restore_and_set_final_windows()
160 reg_write((win_ctrl_reg + 0x4 * ui), win_backup[ui]); in ddr3_restore_and_set_final_windows()
201 u32 win_ctrl_reg, win_base_reg, win_remap_reg; in ddr3_save_and_set_training_windows() local
208 win_ctrl_reg = REG_XBAR_WIN_16_CTRL_ADDR; in ddr3_save_and_set_training_windows()
214 win_ctrl_reg = REG_XBAR_WIN_4_CTRL_ADDR; in ddr3_save_and_set_training_windows()
227 win_backup[ui] = reg_read(win_ctrl_reg + 0x4 * ui); in ddr3_save_and_set_training_windows()
251 reg_write(win_ctrl_reg + win_jump_index * tmp_count, in ddr3_save_and_set_training_windows()
|