Home
last modified time | relevance | path

Searched refs:vready_after_vcount0 (Results 1 – 8 of 8) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dml/dcn20/
H A Ddisplay_rq_dlg_calc_20.c1041 disp_dlg_regs->vready_after_vcount0 = 1; in dml20_rq_dlg_get_dlg_params()
1043 disp_dlg_regs->vready_after_vcount0 = 0; in dml20_rq_dlg_get_dlg_params()
1048 disp_dlg_regs->vready_after_vcount0 = 1; in dml20_rq_dlg_get_dlg_params()
1050 disp_dlg_regs->vready_after_vcount0 = 0; in dml20_rq_dlg_get_dlg_params()
H A Ddisplay_rq_dlg_calc_20v2.c1042 disp_dlg_regs->vready_after_vcount0 = 1; in dml20v2_rq_dlg_get_dlg_params()
1044 disp_dlg_regs->vready_after_vcount0 = 0; in dml20v2_rq_dlg_get_dlg_params()
1049 disp_dlg_regs->vready_after_vcount0 = 1; in dml20v2_rq_dlg_get_dlg_params()
1051 disp_dlg_regs->vready_after_vcount0 = 0; in dml20v2_rq_dlg_get_dlg_params()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dml/dcn21/
H A Ddisplay_rq_dlg_calc_21.c1081 disp_dlg_regs->vready_after_vcount0 = 1; in dml_rq_dlg_get_dlg_params()
1083 disp_dlg_regs->vready_after_vcount0 = 0; in dml_rq_dlg_get_dlg_params()
1088 disp_dlg_regs->vready_after_vcount0 = 1; in dml_rq_dlg_get_dlg_params()
1090 disp_dlg_regs->vready_after_vcount0 = 0; in dml_rq_dlg_get_dlg_params()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_rq_dlg_helpers.c311 dlg_regs.vready_after_vcount0); in print__dlg_regs_st()
H A Ddisplay_mode_structs.h474 unsigned int vready_after_vcount0; member
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dml/dcn30/
H A Ddisplay_rq_dlg_calc_30.c1230 disp_dlg_regs->vready_after_vcount0 = 1; in dml_rq_dlg_get_dlg_params()
1232 disp_dlg_regs->vready_after_vcount0 = 0; in dml_rq_dlg_get_dlg_params()
1237 disp_dlg_regs->vready_after_vcount0 = 1; in dml_rq_dlg_get_dlg_params()
1239 disp_dlg_regs->vready_after_vcount0 = 0; in dml_rq_dlg_get_dlg_params()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_hw_sequencer_debug.c275 … dlg_regs->chunk_hdl_adjust_cur1, dlg_regs->vready_after_vcount0, dlg_regs->dst_y_delta_drq_limit, in dcn10_get_dlg_states()
H A Ddcn10_hw_sequencer.c244 … dlg_regs->chunk_hdl_adjust_cur1, dlg_regs->vready_after_vcount0, dlg_regs->dst_y_delta_drq_limit, in dcn10_log_hubp_states()