Home
last modified time | relevance | path

Searched refs:se_mask (Results 1 – 25 of 28) sorted by relevance

12

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/amdkfd/
H A Dkfd_mqd_manager_v9.c49 uint32_t se_mask[KFD_MAX_NUM_SE] = {0}; in update_cu_mask() local
55 q->cu_mask, q->cu_mask_count, se_mask); in update_cu_mask()
58 m->compute_static_thread_mgmt_se0 = se_mask[0]; in update_cu_mask()
59 m->compute_static_thread_mgmt_se1 = se_mask[1]; in update_cu_mask()
60 m->compute_static_thread_mgmt_se2 = se_mask[2]; in update_cu_mask()
61 m->compute_static_thread_mgmt_se3 = se_mask[3]; in update_cu_mask()
62 m->compute_static_thread_mgmt_se4 = se_mask[4]; in update_cu_mask()
63 m->compute_static_thread_mgmt_se5 = se_mask[5]; in update_cu_mask()
64 m->compute_static_thread_mgmt_se6 = se_mask[6]; in update_cu_mask()
65 m->compute_static_thread_mgmt_se7 = se_mask[7]; in update_cu_mask()
H A Dkfd_mqd_manager_cik.c48 uint32_t se_mask[4] = {0}; /* 4 is the max # of SEs */ in update_cu_mask() local
54 q->cu_mask, q->cu_mask_count, se_mask); in update_cu_mask()
57 m->compute_static_thread_mgmt_se0 = se_mask[0]; in update_cu_mask()
58 m->compute_static_thread_mgmt_se1 = se_mask[1]; in update_cu_mask()
59 m->compute_static_thread_mgmt_se2 = se_mask[2]; in update_cu_mask()
60 m->compute_static_thread_mgmt_se3 = se_mask[3]; in update_cu_mask()
H A Dkfd_mqd_manager.c98 uint32_t *se_mask) in mqd_symmetrically_map_cu_mask() argument
159 se_mask[i] = 0; in mqd_symmetrically_map_cu_mask()
167 se_mask[se] |= 1 << (cu + sh * 16); in mqd_symmetrically_map_cu_mask()
H A Dkfd_mqd_manager_v10.c48 uint32_t se_mask[4] = {0}; /* 4 is the max # of SEs */ in update_cu_mask() local
54 q->cu_mask, q->cu_mask_count, se_mask); in update_cu_mask()
57 m->compute_static_thread_mgmt_se0 = se_mask[0]; in update_cu_mask()
58 m->compute_static_thread_mgmt_se1 = se_mask[1]; in update_cu_mask()
59 m->compute_static_thread_mgmt_se2 = se_mask[2]; in update_cu_mask()
60 m->compute_static_thread_mgmt_se3 = se_mask[3]; in update_cu_mask()
H A Dkfd_mqd_manager_vi.c51 uint32_t se_mask[4] = {0}; /* 4 is the max # of SEs */ in update_cu_mask() local
57 q->cu_mask, q->cu_mask_count, se_mask); in update_cu_mask()
60 m->compute_static_thread_mgmt_se0 = se_mask[0]; in update_cu_mask()
61 m->compute_static_thread_mgmt_se1 = se_mask[1]; in update_cu_mask()
62 m->compute_static_thread_mgmt_se2 = se_mask[2]; in update_cu_mask()
63 m->compute_static_thread_mgmt_se3 = se_mask[3]; in update_cu_mask()
H A Dkfd_mqd_manager.h121 uint32_t *se_mask);
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_stream_encoder.c42 enc110->se_shift->field_name, enc110->se_mask->field_name
330 if (enc110->se_mask->DP_VID_M_DOUBLE_VALUE_EN) in dce110_stream_encoder_dp_set_stream_attribute()
334 if (enc110->se_mask->DP_VID_N_MUL) in dce110_stream_encoder_dp_set_stream_attribute()
452 if (enc110->se_mask->DP_DYN_RANGE && enc110->se_mask->DP_YCBCR_RANGE) in dce110_stream_encoder_dp_set_stream_attribute()
576 if (!enc110->se_mask->HDMI_DATA_SCRAMBLE_EN) { in dce110_stream_encoder_hdmi_set_stream_attribute()
625 if (enc110->se_mask->HDMI_DATA_SCRAMBLE_EN) { in dce110_stream_encoder_hdmi_set_stream_attribute()
748 if (enc110->se_mask->HDMI_AVI_INFO_CONT && in dce110_stream_encoder_update_hdmi_info_packets()
749 enc110->se_mask->HDMI_AVI_INFO_SEND) { in dce110_stream_encoder_update_hdmi_info_packets()
783 if (enc110->se_mask->HDMI_AVI_INFO_CONT && in dce110_stream_encoder_update_hdmi_info_packets()
784 enc110->se_mask->HDMI_AVI_INFO_SEND) { in dce110_stream_encoder_update_hdmi_info_packets()
[all …]
H A Ddce_stream_encoder.h701 const struct dce_stream_encoder_mask *se_mask; member
711 const struct dce_stream_encoder_mask *se_mask);
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_stream_encoder.c42 enc1->se_shift->field_name, enc1->se_mask->field_name
610 const struct dcn10_stream_encoder_mask *se_mask) in dcn20_stream_encoder_construct() argument
618 enc1->se_mask = se_mask; in dcn20_stream_encoder_construct()
H A Ddcn20_stream_encoder.h95 const struct dcn10_stream_encoder_mask *se_mask);
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_dio_stream_encoder.c44 enc1->se_shift->field_name, enc1->se_mask->field_name
838 const struct dcn10_stream_encoder_mask *se_mask) in dcn30_dio_stream_encoder_construct() argument
848 enc1->se_mask = se_mask; in dcn30_dio_stream_encoder_construct()
H A Ddcn30_dio_stream_encoder.h268 const struct dcn10_stream_encoder_mask *se_mask);
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v7_0.c1678 unsigned se_mask[4]; in gfx_v7_0_write_harvested_raster_configs() local
1681 se_mask[0] = ((1 << rb_per_se) - 1) & rb_mask; in gfx_v7_0_write_harvested_raster_configs()
1682 se_mask[1] = (se_mask[0] << rb_per_se) & rb_mask; in gfx_v7_0_write_harvested_raster_configs()
1683 se_mask[2] = (se_mask[1] << rb_per_se) & rb_mask; in gfx_v7_0_write_harvested_raster_configs()
1684 se_mask[3] = (se_mask[2] << rb_per_se) & rb_mask; in gfx_v7_0_write_harvested_raster_configs()
1690 if ((num_se > 2) && ((!se_mask[0] && !se_mask[1]) || in gfx_v7_0_write_harvested_raster_configs()
1691 (!se_mask[2] && !se_mask[3]))) { in gfx_v7_0_write_harvested_raster_configs()
1694 if (!se_mask[0] && !se_mask[1]) { in gfx_v7_0_write_harvested_raster_configs()
1709 if ((num_se > 1) && (!se_mask[idx] || !se_mask[idx + 1])) { in gfx_v7_0_write_harvested_raster_configs()
1712 if (!se_mask[idx]) { in gfx_v7_0_write_harvested_raster_configs()
H A Dgfx_v6_0.c1381 unsigned se_mask[4]; in gfx_v6_0_write_harvested_raster_configs() local
1384 se_mask[0] = ((1 << rb_per_se) - 1) & rb_mask; in gfx_v6_0_write_harvested_raster_configs()
1385 se_mask[1] = (se_mask[0] << rb_per_se) & rb_mask; in gfx_v6_0_write_harvested_raster_configs()
1386 se_mask[2] = (se_mask[1] << rb_per_se) & rb_mask; in gfx_v6_0_write_harvested_raster_configs()
1387 se_mask[3] = (se_mask[2] << rb_per_se) & rb_mask; in gfx_v6_0_write_harvested_raster_configs()
1399 if ((num_se > 1) && (!se_mask[idx] || !se_mask[idx + 1])) { in gfx_v6_0_write_harvested_raster_configs()
1402 if (!se_mask[idx]) in gfx_v6_0_write_harvested_raster_configs()
H A Dgfx_v8_0.c3525 unsigned se_mask[4]; in gfx_v8_0_write_harvested_raster_configs() local
3528 se_mask[0] = ((1 << rb_per_se) - 1) & rb_mask; in gfx_v8_0_write_harvested_raster_configs()
3529 se_mask[1] = (se_mask[0] << rb_per_se) & rb_mask; in gfx_v8_0_write_harvested_raster_configs()
3530 se_mask[2] = (se_mask[1] << rb_per_se) & rb_mask; in gfx_v8_0_write_harvested_raster_configs()
3531 se_mask[3] = (se_mask[2] << rb_per_se) & rb_mask; in gfx_v8_0_write_harvested_raster_configs()
3537 if ((num_se > 2) && ((!se_mask[0] && !se_mask[1]) || in gfx_v8_0_write_harvested_raster_configs()
3538 (!se_mask[2] && !se_mask[3]))) { in gfx_v8_0_write_harvested_raster_configs()
3541 if (!se_mask[0] && !se_mask[1]) { in gfx_v8_0_write_harvested_raster_configs()
3556 if ((num_se > 1) && (!se_mask[idx] || !se_mask[idx + 1])) { in gfx_v8_0_write_harvested_raster_configs()
3559 if (!se_mask[idx]) { in gfx_v8_0_write_harvested_raster_configs()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_stream_encoder.c42 enc1->se_shift->field_name, enc1->se_mask->field_name
1659 const struct dcn10_stream_encoder_mask *se_mask) in dcn10_stream_encoder_construct() argument
1667 enc1->se_mask = se_mask; in dcn10_stream_encoder_construct()
H A Ddcn10_stream_encoder.h556 const struct dcn10_stream_encoder_mask *se_mask; member
566 const struct dcn10_stream_encoder_mask *se_mask);
H A Ddcn10_resource.c259 static const struct dcn10_stream_encoder_mask se_mask = { variable
901 &se_shift, &se_mask); in dcn10_stream_encoder_create()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dce100/
H A Ddce100_resource.c249 static const struct dce_stream_encoder_mask se_mask = { variable
490 &stream_enc_regs[eng_id], &se_shift, &se_mask); in dce100_stream_encoder_create()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dce120/
H A Ddce120_resource.c293 static const struct dce_stream_encoder_mask se_mask = { variable
776 &se_shift, &se_mask); in dce120_stream_encoder_create()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dce60/
H A Ddce60_resource.c262 static const struct dce_stream_encoder_mask se_mask = { variable
608 &se_shift, &se_mask); in dce60_stream_encoder_create()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dce80/
H A Ddce80_resource.c266 static const struct dce_stream_encoder_mask se_mask = { variable
613 &se_shift, &se_mask); in dce80_stream_encoder_create()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dce112/
H A Ddce112_resource.c302 static const struct dce_stream_encoder_mask se_mask = { variable
520 &se_shift, &se_mask); in dce112_stream_encoder_create()
/OK3568_Linux_fs/kernel/drivers/ntb/hw/idt/
H A Dntb_hw_idt.c637 u32 part_mask, port_mask, se_mask; in idt_init_link() local
669 se_mask = ~(IDT_SEMSK_LINKUP | IDT_SEMSK_LINKDN | IDT_SEMSK_GSIGNAL); in idt_init_link()
670 idt_sw_write(ndev, IDT_SW_SEMSK, se_mask); in idt_init_link()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dce110/
H A Ddce110_resource.c275 static const struct dce_stream_encoder_mask se_mask = { variable
544 &se_shift, &se_mask); in dce110_stream_encoder_create()

12