| /OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
| H A D | uvd_5_0_d.h | 91 #define mmUVD_SUVD_CGC_CTRL 0x3be6 macro
|
| H A D | uvd_6_0_d.h | 107 #define mmUVD_SUVD_CGC_CTRL 0x3be6 macro
|
| H A D | uvd_7_0_offset.h | 68 #define mmUVD_SUVD_CGC_CTRL … macro
|
| /OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/amdgpu/ |
| H A D | uvd_v5_0.c | 651 data2 = RREG32(mmUVD_SUVD_CGC_CTRL); in uvd_v5_0_set_sw_clock_gating()
690 WREG32(mmUVD_SUVD_CGC_CTRL, data2); in uvd_v5_0_set_sw_clock_gating()
|
| H A D | vcn_v1_0.c | 554 data = RREG32_SOC15(VCN, 0, mmUVD_SUVD_CGC_CTRL); in vcn_v1_0_disable_clock_gating()
565 WREG32_SOC15(VCN, 0, mmUVD_SUVD_CGC_CTRL, data); in vcn_v1_0_disable_clock_gating()
627 data = RREG32_SOC15(VCN, 0, mmUVD_SUVD_CGC_CTRL); in vcn_v1_0_enable_clock_gating()
638 WREG32_SOC15(VCN, 0, mmUVD_SUVD_CGC_CTRL, data); in vcn_v1_0_enable_clock_gating()
692 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_SUVD_CGC_CTRL, 0, 0xFFFFFFFF, sram_sel); in vcn_v1_0_clock_gating_dpg_mode()
|
| H A D | vcn_v2_5.c | 646 data = RREG32_SOC15(VCN, i, mmUVD_SUVD_CGC_CTRL); in vcn_v2_5_disable_clock_gating()
657 WREG32_SOC15(VCN, i, mmUVD_SUVD_CGC_CTRL, data); in vcn_v2_5_disable_clock_gating()
706 VCN, 0, mmUVD_SUVD_CGC_CTRL), 0, sram_sel, indirect); in vcn_v2_5_clock_gating_dpg_mode()
756 data = RREG32_SOC15(VCN, i, mmUVD_SUVD_CGC_CTRL); in vcn_v2_5_enable_clock_gating()
767 WREG32_SOC15(VCN, i, mmUVD_SUVD_CGC_CTRL, data); in vcn_v2_5_enable_clock_gating()
|
| H A D | vcn_v2_0.c | 579 data = RREG32_SOC15(VCN, 0, mmUVD_SUVD_CGC_CTRL); in vcn_v2_0_disable_clock_gating()
590 WREG32_SOC15(VCN, 0, mmUVD_SUVD_CGC_CTRL, data); in vcn_v2_0_disable_clock_gating()
638 UVD, 0, mmUVD_SUVD_CGC_CTRL), 0, sram_sel, indirect); in vcn_v2_0_clock_gating_dpg_mode()
689 data = RREG32_SOC15(VCN, 0, mmUVD_SUVD_CGC_CTRL); in vcn_v2_0_enable_clock_gating()
700 WREG32_SOC15(VCN, 0, mmUVD_SUVD_CGC_CTRL, data); in vcn_v2_0_enable_clock_gating()
|
| H A D | vcn_v3_0.c | 757 data = RREG32_SOC15(VCN, inst, mmUVD_SUVD_CGC_CTRL); in vcn_v3_0_disable_clock_gating()
777 WREG32_SOC15(VCN, inst, mmUVD_SUVD_CGC_CTRL, data); in vcn_v3_0_disable_clock_gating()
825 VCN, inst_idx, mmUVD_SUVD_CGC_CTRL), 0, sram_sel, indirect); in vcn_v3_0_clock_gating_dpg_mode()
873 data = RREG32_SOC15(VCN, inst, mmUVD_SUVD_CGC_CTRL); in vcn_v3_0_enable_clock_gating()
893 WREG32_SOC15(VCN, inst, mmUVD_SUVD_CGC_CTRL, data); in vcn_v3_0_enable_clock_gating()
|
| H A D | uvd_v6_0.c | 1311 data2 = RREG32(mmUVD_SUVD_CGC_CTRL); in uvd_v6_0_set_sw_clock_gating()
1351 WREG32(mmUVD_SUVD_CGC_CTRL, data2); in uvd_v6_0_set_sw_clock_gating()
|
| H A D | uvd_v7_0.c | 1587 data2 = RREG32_SOC15(UVD, ring->me, mmUVD_SUVD_CGC_CTRL);
1634 WREG32_SOC15(UVD, ring->me, mmUVD_SUVD_CGC_CTRL, data2);
|
| /OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
| H A D | vcn_1_0_offset.h | 158 #define mmUVD_SUVD_CGC_CTRL … macro
|
| H A D | vcn_2_5_offset.h | 509 #define mmUVD_SUVD_CGC_CTRL … macro
|
| H A D | vcn_2_0_0_offset.h | 822 #define mmUVD_SUVD_CGC_CTRL … macro
|
| H A D | vcn_3_0_0_offset.h | 825 #define mmUVD_SUVD_CGC_CTRL … macro
|