Home
last modified time | relevance | path

Searched refs:mmMP1_SMN_IH_SW_INT_CTRL (Results 1 – 5 of 5) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/pm/swsmu/smu11/
H A Dsmu_v11_0.c1263 val = RREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL); in smu_v11_0_set_irq_state()
1265 WREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL, val); in smu_v11_0_set_irq_state()
1296 val = RREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL); in smu_v11_0_set_irq_state()
1298 WREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL, val); in smu_v11_0_set_irq_state()
1356 data = RREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL); in smu_v11_0_irq_process()
1358 WREG32_SOC15(MP1, 0, mmMP1_SMN_IH_SW_INT_CTRL, data); in smu_v11_0_irq_process()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/mp/
H A Dmp_12_0_0_offset.h330 #define mmMP1_SMN_IH_SW_INT_CTRL … macro
H A Dmp_10_0_offset.h330 #define mmMP1_SMN_IH_SW_INT_CTRL … macro
H A Dmp_11_0_offset.h334 #define mmMP1_SMN_IH_SW_INT_CTRL … macro
H A Dmp_9_0_offset.h344 #define mmMP1_SMN_IH_SW_INT_CTRL 0x02c3 macro