Home
last modified time | relevance | path

Searched refs:mmHDMI_ACR_48_1 (Results 1 – 9 of 9) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/amdgpu/
H A Ddce_v6_0.c1440 tmp = RREG32(mmHDMI_ACR_48_1 + dig->afmt->offset); in dce_v6_0_audio_set_acr()
1442 WREG32(mmHDMI_ACR_48_1 + dig->afmt->offset, tmp); in dce_v6_0_audio_set_acr()
H A Ddce_v10_0.c1509 tmp = RREG32(mmHDMI_ACR_48_1 + dig->afmt->offset); in dce_v10_0_afmt_update_ACR()
1511 WREG32(mmHDMI_ACR_48_1 + dig->afmt->offset, tmp); in dce_v10_0_afmt_update_ACR()
H A Ddce_v11_0.c1551 tmp = RREG32(mmHDMI_ACR_48_1 + dig->afmt->offset); in dce_v11_0_afmt_update_ACR()
1553 WREG32(mmHDMI_ACR_48_1 + dig->afmt->offset, tmp); in dce_v11_0_afmt_update_ACR()
H A Ddce_v8_0.c1462 WREG32(mmHDMI_ACR_48_1 + offset, acr.n_48khz); in dce_v8_0_afmt_update_ACR()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h3855 #define mmHDMI_ACR_48_1 0x1C3C macro
H A Ddce_8_0_d.h3223 #define mmHDMI_ACR_48_1 0x1c3c macro
H A Ddce_10_0_d.h4002 #define mmHDMI_ACR_48_1 0x4a33 macro
H A Ddce_11_0_d.h3877 #define mmHDMI_ACR_48_1 0x4a33 macro
H A Ddce_11_2_d.h5108 #define mmHDMI_ACR_48_1 0x4a33 macro