Home
last modified time | relevance | path

Searched refs:mmCP_RB0_WPTR (Results 1 – 15 of 15) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v6_0.c2116 WREG32(mmCP_RB0_WPTR, ring->wptr); in gfx_v6_0_cp_gfx_resume()
2149 return RREG32(mmCP_RB0_WPTR); in gfx_v6_0_ring_get_wptr()
2162 WREG32(mmCP_RB0_WPTR, lower_32_bits(ring->wptr)); in gfx_v6_0_ring_set_wptr_gfx()
2163 (void)RREG32(mmCP_RB0_WPTR); in gfx_v6_0_ring_set_wptr_gfx()
H A Dgfx_v7_0.c2628 WREG32(mmCP_RB0_WPTR, lower_32_bits(ring->wptr)); in gfx_v7_0_cp_gfx_resume()
2663 return RREG32(mmCP_RB0_WPTR); in gfx_v7_0_ring_get_wptr_gfx()
2670 WREG32(mmCP_RB0_WPTR, lower_32_bits(ring->wptr)); in gfx_v7_0_ring_set_wptr_gfx()
2671 (void)RREG32(mmCP_RB0_WPTR); in gfx_v7_0_ring_set_wptr_gfx()
H A Dgfx_v8_0.c4298 WREG32(mmCP_RB0_WPTR, lower_32_bits(ring->wptr)); in gfx_v8_0_cp_gfx_resume()
6052 return RREG32(mmCP_RB0_WPTR); in gfx_v8_0_ring_get_wptr_gfx()
6064 WREG32(mmCP_RB0_WPTR, lower_32_bits(ring->wptr)); in gfx_v8_0_ring_set_wptr_gfx()
6065 (void)RREG32(mmCP_RB0_WPTR); in gfx_v8_0_ring_set_wptr_gfx()
H A Dgfx_v9_0.c3286 WREG32_SOC15(GC, 0, mmCP_RB0_WPTR, lower_32_bits(ring->wptr)); in gfx_v9_0_cp_gfx_resume()
5220 wptr = RREG32_SOC15(GC, 0, mmCP_RB0_WPTR); in gfx_v9_0_ring_get_wptr_gfx()
5236 WREG32_SOC15(GC, 0, mmCP_RB0_WPTR, lower_32_bits(ring->wptr)); in gfx_v9_0_ring_set_wptr_gfx()
H A Dgfx_v10_0.c5916 WREG32_SOC15(GC, 0, mmCP_RB0_WPTR, lower_32_bits(ring->wptr)); in gfx_v10_0_cp_gfx_resume()
7707 wptr = RREG32_SOC15(GC, 0, mmCP_RB0_WPTR); in gfx_v10_0_ring_get_wptr_gfx()
7723 WREG32_SOC15(GC, 0, mmCP_RB0_WPTR, lower_32_bits(ring->wptr)); in gfx_v10_0_ring_set_wptr_gfx()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_d.h499 #define mmCP_RB0_WPTR 0x3045 macro
H A Dgfx_7_0_d.h214 #define mmCP_RB0_WPTR 0x3045 macro
H A Dgfx_7_2_d.h214 #define mmCP_RB0_WPTR 0x3045 macro
H A Dgfx_8_1_d.h239 #define mmCP_RB0_WPTR 0x3045 macro
H A Dgfx_8_0_d.h238 #define mmCP_RB0_WPTR 0x3045 macro
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2420 #define mmCP_RB0_WPTR … macro
H A Dgc_9_2_1_offset.h2635 #define mmCP_RB0_WPTR … macro
H A Dgc_9_1_offset.h2697 #define mmCP_RB0_WPTR … macro
H A Dgc_10_1_0_offset.h4761 #define mmCP_RB0_WPTR … macro
H A Dgc_10_3_0_offset.h4406 #define mmCP_RB0_WPTR … macro