Home
last modified time | relevance | path

Searched refs:mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI (Results 1 – 12 of 12) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/amdgpu/
H A Dmes_v10_1.c760 WREG32_SOC15(GC, 0, mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI, in mes_v10_1_queue_init_register()
H A Dgfx_v9_0.c3627 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI, in gfx_v9_0_kiq_init_register()
H A Dgfx_v10_0.c6581 WREG32_SOC15(GC, 0, mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI, in gfx_v10_0_kiq_init_register()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_0_d.h579 #define mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI 0x3251 macro
H A Dgfx_7_2_d.h592 #define mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI 0x3251 macro
H A Dgfx_8_1_d.h642 #define mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI 0x3251 macro
H A Dgfx_8_0_d.h642 #define mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI 0x3251 macro
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2843 #define mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI … macro
H A Dgc_9_2_1_offset.h3027 #define mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI … macro
H A Dgc_9_1_offset.h3071 #define mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI … macro
H A Dgc_10_1_0_offset.h5307 #define mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI … macro
H A Dgc_10_3_0_offset.h4940 #define mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI … macro