| /OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/amdgpu/ |
| H A D | mes_v10_1.c | 621 tmp = RREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL); in mes_v10_1_mqd_init()
689 tmp = RREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL); in mes_v10_1_mqd_init()
739 data = RREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL); in mes_v10_1_queue_init_register()
742 WREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL, data); in mes_v10_1_queue_init_register()
773 WREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL, in mes_v10_1_queue_init_register()
|
| H A D | amdgpu_amdkfd_gfx_v7.c | 236 WREG32(mmCP_HQD_PQ_DOORBELL_CONTROL, data); in kgd_hqd_load()
430 WREG32(mmCP_HQD_PQ_DOORBELL_CONTROL, 0); in kgd_hqd_destroy()
|
| H A D | amdgpu_amdkfd_gfx_v8.c | 223 WREG32(mmCP_HQD_PQ_DOORBELL_CONTROL, data); in kgd_hqd_load()
|
| H A D | amdgpu_amdkfd_gfx_v10.c | 249 WREG32(SOC15_REG_OFFSET(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL), data); in kgd_hqd_load()
|
| H A D | amdgpu_amdkfd_gfx_v9.c | 260 WREG32_RLC(SOC15_REG_OFFSET(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL), data); in kgd_gfx_v9_hqd_load()
|
| H A D | amdgpu_amdkfd_gfx_v10_3.c | 234 WREG32(SOC15_REG_OFFSET(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL), data); in hqd_load_v10_3()
|
| H A D | gfx_v9_0.c | 3453 tmp = RREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL); in gfx_v9_0_mqd_init()
3521 tmp = RREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL); in gfx_v9_0_mqd_init()
3583 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL, in gfx_v9_0_kiq_init_register()
3653 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL, in gfx_v9_0_kiq_init_register()
3708 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL, 0x40000000); in gfx_v9_0_kiq_fini_register()
3709 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL, 0); in gfx_v9_0_kiq_fini_register()
|
| H A D | gfx_v7_0.c | 2939 RREG32(mmCP_HQD_PQ_DOORBELL_CONTROL); in gfx_v7_0_mqd_init()
2994 RREG32(mmCP_HQD_PQ_DOORBELL_CONTROL); in gfx_v7_0_mqd_init()
|
| H A D | gfx_v10_0.c | 6403 tmp = RREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL); in gfx_v10_0_compute_mqd_init()
6471 tmp = RREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL); in gfx_v10_0_compute_mqd_init()
6537 WREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL, in gfx_v10_0_kiq_init_register()
6598 WREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL, in gfx_v10_0_kiq_init_register()
|
| H A D | gfx_v8_0.c | 4476 tmp = REG_SET_FIELD(RREG32(mmCP_HQD_PQ_DOORBELL_CONTROL), in gfx_v8_0_mqd_init()
4526 tmp = RREG32(mmCP_HQD_PQ_DOORBELL_CONTROL); in gfx_v8_0_mqd_init()
|
| /OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/gca/ |
| H A D | gfx_7_0_d.h | 582 #define mmCP_HQD_PQ_DOORBELL_CONTROL 0x3254 macro
|
| H A D | gfx_7_2_d.h | 595 #define mmCP_HQD_PQ_DOORBELL_CONTROL 0x3254 macro
|
| H A D | gfx_8_1_d.h | 645 #define mmCP_HQD_PQ_DOORBELL_CONTROL 0x3254 macro
|
| H A D | gfx_8_0_d.h | 645 #define mmCP_HQD_PQ_DOORBELL_CONTROL 0x3254 macro
|
| /OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| H A D | gc_9_0_offset.h | 2849 #define mmCP_HQD_PQ_DOORBELL_CONTROL … macro
|
| H A D | gc_9_2_1_offset.h | 3033 #define mmCP_HQD_PQ_DOORBELL_CONTROL … macro
|
| H A D | gc_9_1_offset.h | 3077 #define mmCP_HQD_PQ_DOORBELL_CONTROL … macro
|
| H A D | gc_10_1_0_offset.h | 5313 #define mmCP_HQD_PQ_DOORBELL_CONTROL … macro
|
| H A D | gc_10_3_0_offset.h | 4946 #define mmCP_HQD_PQ_DOORBELL_CONTROL … macro
|