Home
last modified time | relevance | path

Searched refs:cp_int_cntl (Results 1 – 8 of 8) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v6_0.c3237 u32 cp_int_cntl; in gfx_v6_0_set_gfx_eop_interrupt_state() local
3241 cp_int_cntl = RREG32(mmCP_INT_CNTL_RING0); in gfx_v6_0_set_gfx_eop_interrupt_state()
3242 cp_int_cntl &= ~CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK; in gfx_v6_0_set_gfx_eop_interrupt_state()
3243 WREG32(mmCP_INT_CNTL_RING0, cp_int_cntl); in gfx_v6_0_set_gfx_eop_interrupt_state()
3246 cp_int_cntl = RREG32(mmCP_INT_CNTL_RING0); in gfx_v6_0_set_gfx_eop_interrupt_state()
3247 cp_int_cntl |= CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK; in gfx_v6_0_set_gfx_eop_interrupt_state()
3248 WREG32(mmCP_INT_CNTL_RING0, cp_int_cntl); in gfx_v6_0_set_gfx_eop_interrupt_state()
3259 u32 cp_int_cntl; in gfx_v6_0_set_compute_eop_interrupt_state() local
3263 cp_int_cntl = RREG32(mmCP_INT_CNTL_RING1); in gfx_v6_0_set_compute_eop_interrupt_state()
3264 cp_int_cntl &= ~CP_INT_CNTL_RING1__TIME_STAMP_INT_ENABLE_MASK; in gfx_v6_0_set_compute_eop_interrupt_state()
[all …]
H A Dgfx_v7_0.c4723 u32 cp_int_cntl; in gfx_v7_0_set_gfx_eop_interrupt_state() local
4727 cp_int_cntl = RREG32(mmCP_INT_CNTL_RING0); in gfx_v7_0_set_gfx_eop_interrupt_state()
4728 cp_int_cntl &= ~CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK; in gfx_v7_0_set_gfx_eop_interrupt_state()
4729 WREG32(mmCP_INT_CNTL_RING0, cp_int_cntl); in gfx_v7_0_set_gfx_eop_interrupt_state()
4732 cp_int_cntl = RREG32(mmCP_INT_CNTL_RING0); in gfx_v7_0_set_gfx_eop_interrupt_state()
4733 cp_int_cntl |= CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK; in gfx_v7_0_set_gfx_eop_interrupt_state()
4734 WREG32(mmCP_INT_CNTL_RING0, cp_int_cntl); in gfx_v7_0_set_gfx_eop_interrupt_state()
4797 u32 cp_int_cntl; in gfx_v7_0_set_priv_reg_fault_state() local
4801 cp_int_cntl = RREG32(mmCP_INT_CNTL_RING0); in gfx_v7_0_set_priv_reg_fault_state()
4802 cp_int_cntl &= ~CP_INT_CNTL_RING0__PRIV_REG_INT_ENABLE_MASK; in gfx_v7_0_set_priv_reg_fault_state()
[all …]
H A Dgfx_v10_0.c8211 uint32_t cp_int_cntl, cp_int_cntl_reg; in gfx_v10_0_set_gfx_eop_interrupt_state() local
8232 cp_int_cntl = RREG32(cp_int_cntl_reg); in gfx_v10_0_set_gfx_eop_interrupt_state()
8233 cp_int_cntl = REG_SET_FIELD(cp_int_cntl, CP_INT_CNTL_RING0, in gfx_v10_0_set_gfx_eop_interrupt_state()
8235 WREG32(cp_int_cntl_reg, cp_int_cntl); in gfx_v10_0_set_gfx_eop_interrupt_state()
8238 cp_int_cntl = RREG32(cp_int_cntl_reg); in gfx_v10_0_set_gfx_eop_interrupt_state()
8239 cp_int_cntl = REG_SET_FIELD(cp_int_cntl, CP_INT_CNTL_RING0, in gfx_v10_0_set_gfx_eop_interrupt_state()
8241 WREG32(cp_int_cntl_reg, cp_int_cntl); in gfx_v10_0_set_gfx_eop_interrupt_state()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/radeon/
H A Devergreen.c217 int ring, u32 cp_int_cntl);
4494 u32 cp_int_cntl = CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE; in evergreen_irq_set() local
4525 cp_int_cntl |= TIME_STAMP_INT_ENABLE; in evergreen_irq_set()
4538 cp_int_cntl |= RB_INT_ENABLE; in evergreen_irq_set()
4539 cp_int_cntl |= TIME_STAMP_INT_ENABLE; in evergreen_irq_set()
4562 cayman_cp_int_cntl_setup(rdev, 0, cp_int_cntl); in evergreen_irq_set()
4566 WREG32(CP_INT_CNTL, cp_int_cntl); in evergreen_irq_set()
H A Dni.c1393 int ring, u32 cp_int_cntl) in cayman_cp_int_cntl_setup() argument
1396 WREG32(CP_INT_CNTL, cp_int_cntl); in cayman_cp_int_cntl_setup()
H A Dr600.c3766 u32 cp_int_cntl = CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE; in r600_irq_set() local
3824 cp_int_cntl |= RB_INT_ENABLE; in r600_irq_set()
3825 cp_int_cntl |= TIME_STAMP_INT_ENABLE; in r600_irq_set()
3876 WREG32(CP_INT_CNTL, cp_int_cntl); in r600_irq_set()
H A Dsi.c6053 u32 cp_int_cntl; in si_irq_set() local
6071 cp_int_cntl = RREG32(CP_INT_CNTL_RING0) & in si_irq_set()
6083 cp_int_cntl |= TIME_STAMP_INT_ENABLE; in si_irq_set()
6103 WREG32(CP_INT_CNTL_RING0, cp_int_cntl); in si_irq_set()
H A Dcik.c7028 u32 cp_int_cntl; in cik_irq_set() local
7048 cp_int_cntl = RREG32(CP_INT_CNTL_RING0) & in cik_irq_set()
7050 cp_int_cntl |= PRIV_INSTR_INT_ENABLE | PRIV_REG_INT_ENABLE; in cik_irq_set()
7074 cp_int_cntl |= TIME_STAMP_INT_ENABLE; in cik_irq_set()
7228 WREG32(CP_INT_CNTL_RING0, cp_int_cntl); in cik_irq_set()