Home
last modified time | relevance | path

Searched refs:cfgcr2 (Results 1 – 3 of 3) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/i915/display/
H A Dintel_dpll_mgr.c1132 i915_reg_t ctl, cfgcr1, cfgcr2; member
1146 .cfgcr2 = DPLL_CFGCR2(SKL_DPLL1),
1152 .cfgcr2 = DPLL_CFGCR2(SKL_DPLL2),
1158 .cfgcr2 = DPLL_CFGCR2(SKL_DPLL3),
1188 intel_de_write(dev_priv, regs[id].cfgcr2, pll->state.hw_state.cfgcr2); in skl_ddi_pll_enable()
1190 intel_de_posting_read(dev_priv, regs[id].cfgcr2); in skl_ddi_pll_enable()
1250 hw_state->cfgcr2 = intel_de_read(dev_priv, regs[id].cfgcr2); in skl_ddi_pll_get_hw_state()
1544 u32 ctrl1, cfgcr1, cfgcr2; in skl_ddi_hdmi_pll_dividers() local
1564 cfgcr2 = DPLL_CFGCR2_QDIV_RATIO(wrpll_params.qdiv_ratio) | in skl_ddi_hdmi_pll_dividers()
1575 crtc_state->dpll_hw_state.cfgcr2 = cfgcr2; in skl_ddi_hdmi_pll_dividers()
[all …]
H A Dintel_dpll_mgr.h188 u32 cfgcr1, cfgcr2; member
H A Dintel_display.c13996 PIPE_CONF_CHECK_X(dpll_hw_state.cfgcr2); in intel_pipe_config_compare()