Home
last modified time | relevance | path

Searched refs:UVD_POWER_STATUS__UVD_PG_MODE_MASK (Results 1 – 13 of 13) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h37 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK macro
H A Duvd_5_0_sh_mask.h929 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK 0x4 macro
H A Duvd_6_0_sh_mask.h917 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK 0x4 macro
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h81 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK macro
H A Dvcn_2_5_sh_mask.h1521 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK macro
H A Dvcn_2_0_0_sh_mask.h1518 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK macro
H A Dvcn_3_0_0_sh_mask.h2055 #define UVD_POWER_STATUS__UVD_PG_MODE_MASK macro
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v1_0.c975 tmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK; in vcn_v1_0_start_dpg_mode()
1193 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in vcn_v1_0_stop_dpg_mode()
H A Dvcn_v2_5.c782 tmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK; in vcn_v2_5_start_dpg_mode()
1327 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in vcn_v2_5_stop_dpg_mode()
H A Dvcn_v2_0.c804 tmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK; in vcn_v2_0_start_dpg_mode()
1127 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in vcn_v2_0_stop_dpg_mode()
H A Dvcn_v3_0.c906 tmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK; in vcn_v3_0_start_dpg_mode()
1456 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in vcn_v3_0_stop_dpg_mode()
H A Duvd_v6_0.c711 WREG32_P(mmUVD_POWER_STATUS, 0, ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in uvd_v6_0_start()
H A Duvd_v7_0.c942 ~UVD_POWER_STATUS__UVD_PG_MODE_MASK); in uvd_v7_0_start()