Home
last modified time | relevance | path

Searched refs:UVD_MPC_SET_MUX__SET_2__SHIFT (Results 1 – 14 of 14) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h636 #define UVD_MPC_SET_MUX__SET_2__SHIFT … macro
H A Duvd_3_1_sh_mask.h514 #define UVD_MPC_SET_MUX__SET_2__SHIFT 0x6 macro
H A Duvd_4_0_sh_mask.h533 #define UVD_MPC_SET_MUX__SET_2__SHIFT 0x00000006 macro
H A Duvd_4_2_sh_mask.h518 #define UVD_MPC_SET_MUX__SET_2__SHIFT 0x6 macro
H A Duvd_5_0_sh_mask.h550 #define UVD_MPC_SET_MUX__SET_2__SHIFT 0x6 macro
H A Duvd_6_0_sh_mask.h552 #define UVD_MPC_SET_MUX__SET_2__SHIFT 0x6 macro
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h1143 #define UVD_MPC_SET_MUX__SET_2__SHIFT … macro
H A Dvcn_2_5_sh_mask.h2884 #define UVD_MPC_SET_MUX__SET_2__SHIFT … macro
H A Dvcn_2_0_0_sh_mask.h2649 #define UVD_MPC_SET_MUX__SET_2__SHIFT … macro
H A Dvcn_3_0_0_sh_mask.h3957 #define UVD_MPC_SET_MUX__SET_2__SHIFT … macro
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v1_0.c844 (0x2 << UVD_MPC_SET_MUX__SET_2__SHIFT))); in vcn_v1_0_start_spg_mode()
1027 (0x2 << UVD_MPC_SET_MUX__SET_2__SHIFT)), 0xFFFFFFFF, 0); in vcn_v1_0_start_dpg_mode()
H A Dvcn_v2_5.c837 (0x2 << UVD_MPC_SET_MUX__SET_2__SHIFT)), 0, indirect); in vcn_v2_5_start_dpg_mode()
991 (0x2 << UVD_MPC_SET_MUX__SET_2__SHIFT))); in vcn_v2_5_start()
H A Dvcn_v2_0.c859 (0x2 << UVD_MPC_SET_MUX__SET_2__SHIFT)), 0, indirect); in vcn_v2_0_start_dpg_mode()
994 (0x2 << UVD_MPC_SET_MUX__SET_2__SHIFT))); in vcn_v2_0_start()
H A Dvcn_v3_0.c961 (0x2 << UVD_MPC_SET_MUX__SET_2__SHIFT)), 0, indirect); in vcn_v3_0_start_dpg_mode()
1118 (0x2 << UVD_MPC_SET_MUX__SET_2__SHIFT))); in vcn_v3_0_start()