| /OK3568_Linux_fs/u-boot/include/ |
| H A D | rk_timer_irq.h | 27 #define TIMER_BASE (0x20044000 + 0x20) /* TIMER 1 */ macro
30 #define TIMER_BASE (0x110C0000 + 0x20) /* TIMER 1 */ macro
33 #define TIMER_BASE (0xFF6B0000 + 0x20) /* TIMER 1 */ macro
36 #define TIMER_BASE (0xFF1C0000 + 0x20) /* TIMER 1 */ macro
44 #define TIMER_BASE (0xFF810000 + 0x00) /* TIMER 0 */ macro
47 #define TIMER_BASE (0xFF850000 + 0x20) /* TIMER 1 */ macro
50 #define TIMER_BASE (0xFF1a0000 + 0x20) /* TIMER 1 */ macro
58 #define TIMER_BASE (0xFF210000 + 0x00) /* TIMER 0 */ macro
61 #define TIMER_BASE (0xFF700000 + 0x20) /* TIMER 1 */ macro
64 #define TIMER_BASE (0xFF660000 + 0x20) /* TIMER 1 */ macro
[all …]
|
| /OK3568_Linux_fs/u-boot/arch/arm/mach-rockchip/ |
| H A D | rockchip_debugger.c | 19 writel(TIMER_CLR_INT, TIMER_BASE + TIMER_INTSTATUS); in rockchip_debugger_isr()
33 writel(0, TIMER_BASE + TIMER_CTRL); in rockchip_debugger_init()
38 writel(load_count0, TIMER_BASE + TIMER_LOAD_COUNT0); in rockchip_debugger_init()
39 writel(load_count1, TIMER_BASE + TIMER_LOAD_COUNT1); in rockchip_debugger_init()
40 writel(TIMER_CLR_INT, TIMER_BASE + TIMER_INTSTATUS); in rockchip_debugger_init()
41 writel(TIMER_EN | TIMER_INT_EN, TIMER_BASE + TIMER_CTRL); in rockchip_debugger_init()
|
| /OK3568_Linux_fs/u-boot/arch/arm/cpu/arm1136/mx31/ |
| H A D | timer.c | 12 #define TIMER_BASE 0x53f90000 /* General purpose timer 1 */ macro
15 #define GPTCR __REG(TIMER_BASE) /* Control register */
16 #define GPTPR __REG(TIMER_BASE + 0x4) /* Prescaler register */
17 #define GPTSR __REG(TIMER_BASE + 0x8) /* Status register */
18 #define GPTCNT __REG(TIMER_BASE + 0x24) /* Counter register */
|
| /OK3568_Linux_fs/u-boot/test/rockchip/ |
| H A D | test-misc.c | 31 writel(TIMER_CLR_INT, TIMER_BASE + TIMER_INTSTATUS); in timer_irq_handler()
43 writel(0, TIMER_BASE + TIMER_CTRL); in timer_interrupt_test()
46 writel(COUNTER_FREQUENCY, TIMER_BASE + TIMER_LOAD_COUNT0); in timer_interrupt_test()
47 writel(0, TIMER_BASE + TIMER_LOAD_COUNT1); in timer_interrupt_test()
48 writel(TIMER_CLR_INT, TIMER_BASE + TIMER_INTSTATUS); in timer_interrupt_test()
49 writel(TIMER_EN | TIMER_INT_EN, TIMER_BASE + TIMER_CTRL); in timer_interrupt_test()
|
| /OK3568_Linux_fs/u-boot/arch/arm/cpu/arm920t/ep93xx/ |
| H A D | timer.c | 43 struct timer_regs *timer_regs = (struct timer_regs *)TIMER_BASE; in read_timer()
94 struct timer_regs *timer_regs = (struct timer_regs *)TIMER_BASE; in timer_init()
|
| /OK3568_Linux_fs/u-boot/drivers/power/ |
| H A D | charge_animation.c | 374 writel(TIMER_CLR_INT, TIMER_BASE + TIMER_INTSTATUS); in autowake_timer_handler()
385 writel(0, TIMER_BASE + TIMER_CTRL); in autowakeup_timer_init()
388 writel((uint32_t)period, TIMER_BASE + TIMER_LOAD_COUNT0); in autowakeup_timer_init()
389 writel((uint32_t)(period >> 32), TIMER_BASE + TIMER_LOAD_COUNT1); in autowakeup_timer_init()
390 writel(TIMER_CLR_INT, TIMER_BASE + TIMER_INTSTATUS); in autowakeup_timer_init()
391 writel(TIMER_EN | TIMER_INT_EN, TIMER_BASE + TIMER_CTRL); in autowakeup_timer_init()
400 writel(0, TIMER_BASE + TIMER_CTRL); in autowakeup_timer_uninit()
|
| /OK3568_Linux_fs/kernel/drivers/staging/comedi/drivers/ |
| H A D | cb_pcidas64.c | 82 #define TIMER_BASE 25 /* 40MHz master clock */ macro
1998 divisor = DIV_ROUND_UP(ns, TIMER_BASE); in get_divisor()
2001 divisor = ns / TIMER_BASE; in get_divisor()
2005 divisor = DIV_ROUND_CLOSEST(ns, TIMER_BASE); in get_divisor()
2038 cmd->convert_arg = convert_divisor * TIMER_BASE; in check_adc_timing()
2059 cmd->scan_begin_arg = scan_divisor * TIMER_BASE; in check_adc_timing()
2274 return cmd->convert_arg / TIMER_BASE - 3; in ai_convert_counter_6xxx()
2287 TIMER_BASE; in ai_scan_counter_6xxx()
2290 count = cmd->convert_arg / TIMER_BASE; in ai_scan_counter_6xxx()
2306 divisor = cmd->scan_begin_arg / TIMER_BASE; in ai_convert_counter_4020()
[all …]
|
| H A D | ni_pcidio.c | 247 #define TIMER_BASE 50 /* nanoseconds */ macro
509 base = TIMER_BASE; in ni_pcidio_ns_to_timer()
561 #define MAX_SPEED (TIMER_BASE) /* in nanoseconds */ in ni_pcidio_cmdtest()
|
| H A D | gsc_hpdi.c | 112 #define TIMER_BASE 50 /* 20MHz master clock */ macro
|
| /OK3568_Linux_fs/u-boot/drivers/power/power_delivery/ |
| H A D | tcpm.c | 807 writel(TIMER_CLR_INT, TIMER_BASE + TIMER_INTSTATUS); in tcpm_timer_irq()
817 writel(0, TIMER_BASE + TIMER_CTRL); in tcpm_timer_init()
820 writel((uint32_t)period, TIMER_BASE + TIMER_LOAD_COUNT0); in tcpm_timer_init()
821 writel((uint32_t)(period >> 32), TIMER_BASE + TIMER_LOAD_COUNT1); in tcpm_timer_init()
822 writel(TIMER_CLR_INT, TIMER_BASE + TIMER_INTSTATUS); in tcpm_timer_init()
823 writel(TIMER_EN | TIMER_INT_EN, TIMER_BASE + TIMER_CTRL); in tcpm_timer_init()
833 writel(0, TIMER_BASE + TIMER_CTRL); in tcpm_timer_uninit()
|
| /OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-ep93xx/ |
| H A D | ep93xx.h | 422 #define TIMER_BASE (EP93XX_APB_BASE | TIMER_OFFSET) macro
|
| /OK3568_Linux_fs/kernel/arch/powerpc/sysdev/ |
| H A D | mpic.c | 1359 mpic_map(mpic, mpic->paddr, &mpic->tmregs, MPIC_INFO(TIMER_BASE), 0x1000); in mpic_alloc()
|