Home
last modified time | relevance | path

Searched refs:SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE__SHIFT (Results 1 – 9 of 9) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/sdma1/
H A Dsdma1_4_0_sh_mask.h1659 #define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE__SHIFT 0x0 macro
H A Dsdma1_4_2_2_sh_mask.h1675 #define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE__SHIFT macro
H A Dsdma1_4_2_sh_mask.h1667 #define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE__SHIFT macro
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/oss/
H A Doss_2_0_sh_mask.h1760 #define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE__SHIFT 0x0 macro
H A Doss_2_4_sh_mask.h1976 #define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE__SHIFT 0x0 macro
H A Doss_3_0_1_sh_mask.h2950 #define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE__SHIFT 0x0 macro
H A Doss_3_0_sh_mask.h3058 #define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE__SHIFT 0x0 macro
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_sh_mask.h4227 #define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE__SHIFT macro
H A Dgc_10_3_0_sh_mask.h4406 #define SDMA1_RLC1_RB_WPTR_POLL_CNTL__ENABLE__SHIFT macro