Home
last modified time | relevance | path

Searched refs:RIRB_CONTROL__RESPONSE_INTERRUPT_CONTROL_MASK (Results 1 – 8 of 8) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_8_0_sh_mask.h11509 #define RIRB_CONTROL__RESPONSE_INTERRUPT_CONTROL_MASK 0x1 macro
H A Ddce_10_0_sh_mask.h12611 #define RIRB_CONTROL__RESPONSE_INTERRUPT_CONTROL_MASK 0x1 macro
H A Ddce_11_0_sh_mask.h12617 #define RIRB_CONTROL__RESPONSE_INTERRUPT_CONTROL_MASK 0x1 macro
H A Ddce_11_2_sh_mask.h13233 #define RIRB_CONTROL__RESPONSE_INTERRUPT_CONTROL_MASK 0x1 macro
H A Ddce_12_0_sh_mask.h56087 #define RIRB_CONTROL__RESPONSE_INTERRUPT_CONTROL_MASK macro
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_sh_mask.h962 #define RIRB_CONTROL__RESPONSE_INTERRUPT_CONTROL_MASK macro
H A Ddcn_2_0_0_sh_mask.h59159 #define RIRB_CONTROL__RESPONSE_INTERRUPT_CONTROL_MASK macro
H A Ddcn_3_0_0_sh_mask.h62735 #define RIRB_CONTROL__RESPONSE_INTERRUPT_CONTROL_MASK macro