Home
last modified time | relevance | path

Searched refs:REG_PHY_REGISTRY_FILE_ACCESS_ADDR (Results 1 – 6 of 6) sorted by relevance

/OK3568_Linux_fs/u-boot/drivers/ddr/marvell/axp/
H A Dddr3_hw_training.c563 reg_write(REG_PHY_REGISTRY_FILE_ACCESS_ADDR, reg); /* 0x16A0 */ in ddr3_write_pup_reg()
565 reg_write(REG_PHY_REGISTRY_FILE_ACCESS_ADDR, reg); /* 0x16A0 */ in ddr3_write_pup_reg()
568 reg = reg_read(REG_PHY_REGISTRY_FILE_ACCESS_ADDR) & in ddr3_write_pup_reg()
584 reg_write(REG_PHY_REGISTRY_FILE_ACCESS_ADDR, reg); /* 0x16A0 */ in ddr3_write_pup_reg()
586 reg_write(REG_PHY_REGISTRY_FILE_ACCESS_ADDR, reg); /* 0x16A0 */ in ddr3_write_pup_reg()
589 reg = reg_read(REG_PHY_REGISTRY_FILE_ACCESS_ADDR) & in ddr3_write_pup_reg()
604 reg_write(REG_PHY_REGISTRY_FILE_ACCESS_ADDR, reg); /* 0x16A0 */ in ddr3_read_pup_reg()
607 reg_write(REG_PHY_REGISTRY_FILE_ACCESS_ADDR, reg); /* 0x16A0 */ in ddr3_read_pup_reg()
610 reg = reg_read(REG_PHY_REGISTRY_FILE_ACCESS_ADDR) & in ddr3_read_pup_reg()
614 return reg_read(REG_PHY_REGISTRY_FILE_ACCESS_ADDR); /* 0x16A0 */ in ddr3_read_pup_reg()
[all …]
H A Dddr3_init.c796 REG_PHY_REGISTRY_FILE_ACCESS_ADDR) in ddr3_static_training_init()
798 reg = reg_read(REG_PHY_REGISTRY_FILE_ACCESS_ADDR) & in ddr3_static_training_init()
893 REG_PHY_REGISTRY_FILE_ACCESS_ADDR) in ddr3_static_mc_init()
895 reg = reg_read(REG_PHY_REGISTRY_FILE_ACCESS_ADDR) & in ddr3_static_mc_init()
H A Dddr3_write_leveling.c1358 reg_write(REG_PHY_REGISTRY_FILE_ACCESS_ADDR, reg); /* 0x16A0 */ in ddr3_write_ctrl_pup_reg()
1360 reg_write(REG_PHY_REGISTRY_FILE_ACCESS_ADDR, reg); /* 0x16A0 */ in ddr3_write_ctrl_pup_reg()
1363 reg = (reg_read(REG_PHY_REGISTRY_FILE_ACCESS_ADDR)) & in ddr3_write_ctrl_pup_reg()
H A Dddr3_axp.h304 #define REG_PHY_REGISTRY_FILE_ACCESS_ADDR 0x16A0 macro
H A Dddr3_pbs.c1519 reg_write(REG_PHY_REGISTRY_FILE_ACCESS_ADDR, reg); /* 0x16A0 */ in ddr3_pbs_write_pup_dqs_reg()
1521 reg = reg_read(REG_PHY_REGISTRY_FILE_ACCESS_ADDR) & in ddr3_pbs_write_pup_dqs_reg()
/OK3568_Linux_fs/u-boot/drivers/ddr/marvell/a38x/
H A Dddr3_hws_hw_training_def.h278 #define REG_PHY_REGISTRY_FILE_ACCESS_ADDR 0x16a0 macro