| /OK3568_Linux_fs/kernel/arch/sh/boards/mach-highlander/ |
| H A D | irq-r7780rp.c | 20 PSW, /* Push Switch */ enumerator
35 INTC_IRQ(PSW, IRQ_PSW),
42 0, 0, 0, 0, 0, 0, PSW, AX88796 } },
|
| H A D | irq-r7780mp.c | 25 PSW, /* Push Switch */ enumerator
39 INTC_IRQ(PSW, IRQ_PSW),
49 0, EXT6, EXT5, EXT4, EXT2, EXT1, PSW, AX88796 } },
|
| /OK3568_Linux_fs/kernel/arch/s390/boot/ |
| H A D | text_dma.S | 107 larl %r4,.Lcontinue_psw # Save PSW flags
110 larl %r4,restart_part2 # Setup restart PSW at absolute 0
112 og %r4,0(%r3) # Save PSW
129 larl %r4,.Lcontinue_psw # Restore PSW flags
|
| H A D | head.S | 40 .long 0x02000068,0x60000050 # (a PSW and two CCWs).
50 .long 0x02000370,0x60000050 # the channel program the PSW
274 # this is called either by the ipl loader or directly by PSW restart
|
| /OK3568_Linux_fs/kernel/arch/nds32/kernel/ |
| H A D | ex-entry.S | 57 mfsr $r19, $PSW
75 mtsr $r17, $PSW
121 mfsr $r21, $PSW
124 mtsr $r21, $PSW
|
| H A D | ex-exit.S | 43 mtsr $r19, $PSW
|
| H A D | head.S | 158 mfsr $p1, $PSW
|
| /OK3568_Linux_fs/kernel/Documentation/parisc/ |
| H A D | registers.rst | 27 CR22 Interrupt PSW
92 PSW default W value 0
93 PSW default E value 0
|
| H A D | debugging.rst | 38 Certain, very critical code has to clear the Q bit in the PSW. What
|
| /OK3568_Linux_fs/u-boot/arch/nds32/cpu/n1213/ag101/ |
| H A D | watchdog.S | 27 ! Disable Interrupts by clear GIE in $PSW reg
|
| /OK3568_Linux_fs/u-boot/arch/nds32/cpu/n1213/ |
| H A D | start.S | 31 #define PSW $ir0 macro
32 #define EIT_INTR_PSW $ir1 ! interruption $PSW
423 mfsr $r28, PSW ! $PSW
|
| /OK3568_Linux_fs/kernel/Documentation/virt/kvm/ |
| H A D | s390-pv-boot.rst | 57 decrypt and verify the PV, as well as control flags and a start PSW.
|
| H A D | s390-pv.rst | 60 PSW bit 13 has been changed, indicating that a machine check
|
| H A D | api.rst | 6242 This capability indicates that the PSW is exposed via the kvm_run structure.
|
| /OK3568_Linux_fs/kernel/arch/s390/kernel/ |
| H A D | entry.S | 350 # will rewind the PSW by the ILC, which is often 4 bytes in case of SIE. There
1220 mvc __LC_RETURN_MCCK_PSW(16),__PT_PSW(%r11) # move return PSW
1235 # PSW restart interrupt handler
|
| /OK3568_Linux_fs/kernel/arch/powerpc/xmon/ |
| H A D | ppc-opc.c | 350 #define PSW E macro
6339 {"psq_l", OP(56), OP_MASK, PPCPS, PPCVLE, {FRT,PSD,RA,PSW,PSQ}},
6345 {"psq_lu", OP(57), OP_MASK, PPCPS, PPCVLE, {FRT,PSD,RA,PSW,PSQ}},
6662 {"psq_st", OP(60), OP_MASK, PPCPS, PPCVLE, {FRS,PSD,RA,PSW,PSQ}},
6670 {"psq_stu", OP(61), OP_MASK, PPCPS, PPCVLE, {FRS,PSD,RA,PSW,PSQ}},
|
| /OK3568_Linux_fs/prebuilts/gcc/linux-x86/arm/gcc-arm-10.3-2021.07-x86_64-arm-none-linux-gnueabihf/share/info/ |
| H A D | gcc.info | 33970 'PSW.GIE' (global interrupt enable) is set. This allows
40507 The 'PSW' register.
|
| H A D | gdb.info | 50273 targets. It should contain the PSW and the 16 general registers. In
|
| H A D | gccint.info | 24051 The 'PSW' register.
|
| /OK3568_Linux_fs/prebuilts/gcc/linux-x86/aarch64/gcc-arm-10.3-2021.07-x86_64-aarch64-none-linux-gnu/share/info/ |
| H A D | gcc.info | 33970 'PSW.GIE' (global interrupt enable) is set. This allows
40507 The 'PSW' register.
|
| H A D | gdb.info | 50273 targets. It should contain the PSW and the 16 general registers. In
|
| H A D | gccint.info | 24051 The 'PSW' register.
|