Home
last modified time | relevance | path

Searched refs:MMU_IRQ_MASK (Results 1 – 18 of 18) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/arm/midgard/backend/gpu/
H A Dmali_kbase_mmu_hw_direct.c145 new_mask = kbase_reg_read(kbdev, MMU_REG(MMU_IRQ_MASK), NULL); in kbase_mmu_interrupt()
147 kbase_reg_write(kbdev, MMU_REG(MMU_IRQ_MASK), 0, NULL); in kbase_mmu_interrupt()
245 tmp = kbase_reg_read(kbdev, MMU_REG(MMU_IRQ_MASK), NULL); in kbase_mmu_interrupt()
247 kbase_reg_write(kbdev, MMU_REG(MMU_IRQ_MASK), new_mask, NULL); in kbase_mmu_interrupt()
396 irq_mask = kbase_reg_read(kbdev, MMU_REG(MMU_IRQ_MASK), kctx) | in kbase_mmu_hw_enable_fault()
403 kbase_reg_write(kbdev, MMU_REG(MMU_IRQ_MASK), irq_mask, kctx); in kbase_mmu_hw_enable_fault()
H A Dmali_kbase_debug_job_fault_backend.c60 MMU_IRQ_MASK,
H A Dmali_kbase_irq_linux.c316 mask_offset = MMU_REG(MMU_IRQ_MASK); in kbasep_common_test_interrupt()
H A Dmali_kbase_pm_driver.c1023 kbase_reg_write(kbdev, MMU_REG(MMU_IRQ_MASK), 0xFFFFFFFF, NULL); in kbase_pm_enable_interrupts()
1044 kbase_reg_write(kbdev, MMU_REG(MMU_IRQ_MASK), 0, NULL); in kbase_pm_disable_interrupts_nolock()
H A Dmali_kbase_jm_hw.c1143 kbase_reg_read(kbdev, MMU_REG(MMU_IRQ_MASK), NULL)); in kbase_debug_dump_registers()
/OK3568_Linux_fs/kernel/drivers/gpu/arm/bifrost/mmu/backend/
H A Dmali_kbase_mmu_jm.c325 new_mask = kbase_reg_read(kbdev, MMU_REG(MMU_IRQ_MASK)); in kbase_mmu_interrupt()
327 kbase_reg_write(kbdev, MMU_REG(MMU_IRQ_MASK), 0); in kbase_mmu_interrupt()
409 tmp = kbase_reg_read(kbdev, MMU_REG(MMU_IRQ_MASK)); in kbase_mmu_interrupt()
411 kbase_reg_write(kbdev, MMU_REG(MMU_IRQ_MASK), new_mask); in kbase_mmu_interrupt()
H A Dmali_kbase_mmu_csf.c371 new_mask = kbase_reg_read(kbdev, MMU_REG(MMU_IRQ_MASK)); in kbase_mmu_interrupt()
373 kbase_reg_write(kbdev, MMU_REG(MMU_IRQ_MASK), 0); in kbase_mmu_interrupt()
435 tmp = kbase_reg_read(kbdev, MMU_REG(MMU_IRQ_MASK)); in kbase_mmu_interrupt()
437 kbase_reg_write(kbdev, MMU_REG(MMU_IRQ_MASK), new_mask); in kbase_mmu_interrupt()
/OK3568_Linux_fs/kernel/include/uapi/gpu/arm/bifrost/gpu/
H A Dmali_kbase_gpu_regmap.h78 #define MMU_IRQ_MASK 0x008 /* (RW) Interrupt mask register */ macro
/OK3568_Linux_fs/kernel/drivers/gpu/arm/bifrost/backend/gpu/
H A Dmali_kbase_debug_job_fault_backend.c64 MMU_IRQ_MASK,
H A Dmali_kbase_irq_linux.c348 mask_offset = MMU_REG(MMU_IRQ_MASK); in kbasep_common_test_interrupt()
H A Dmali_kbase_pm_driver.c2540 kbase_reg_write(kbdev, MMU_REG(MMU_IRQ_MASK), 0xFFFF);
2542 kbase_reg_write(kbdev, MMU_REG(MMU_IRQ_MASK), 0xFFFFFFFF);
2562 kbase_reg_write(kbdev, MMU_REG(MMU_IRQ_MASK), 0);
H A Dmali_kbase_model_dummy.c1412 else if (addr == MMU_REG(MMU_IRQ_MASK)) {
1976 } else if (addr == MMU_REG(MMU_IRQ_MASK)) {
H A Dmali_kbase_jm_hw.c1060 kbase_reg_read(kbdev, MMU_REG(MMU_IRQ_MASK))); in kbase_debug_dump_registers()
/OK3568_Linux_fs/kernel/drivers/gpu/arm/bifrost/mmu/
H A Dmali_kbase_mmu_hw_direct.c687 irq_mask = kbase_reg_read(kbdev, MMU_REG(MMU_IRQ_MASK)) | in kbase_mmu_hw_enable_fault()
695 kbase_reg_write(kbdev, MMU_REG(MMU_IRQ_MASK), irq_mask); in kbase_mmu_hw_enable_fault()
/OK3568_Linux_fs/kernel/drivers/iommu/
H A Domap-iommu.h148 #define MMU_IRQ_MASK \ macro
H A Domap-iommu.c237 status &= MMU_IRQ_MASK; in iommu_report_fault()
/OK3568_Linux_fs/kernel/drivers/gpu/arm/midgard/
H A Dmali_midg_regmap.h260 #define MMU_IRQ_MASK 0x008 /* (RW) Interrupt mask register */ macro
/OK3568_Linux_fs/kernel/drivers/gpu/arm/bifrost/csf/
H A Dmali_kbase_csf_reset_gpu.c250 kbase_reg_read(kbdev, MMU_REG(MMU_IRQ_MASK))); in kbase_csf_debug_dump_registers()