Home
last modified time | relevance | path

Searched refs:LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_POL__SHIFT (Results 1 – 10 of 10) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h7629 #define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_POL__SHIFT 0x0000000a macro
H A Ddce_8_0_sh_mask.h3188 #define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_POL__SHIFT 0xa macro
H A Ddce_10_0_sh_mask.h3110 #define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_POL__SHIFT 0xa macro
H A Ddce_11_0_sh_mask.h3180 #define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_POL__SHIFT 0xa macro
H A Ddce_11_2_sh_mask.h3428 #define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_POL__SHIFT 0xa macro
H A Ddce_12_0_sh_mask.h9250 #define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_POL__SHIFT … macro
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_sh_mask.h39999 #define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_POL__SHIFT … macro
H A Ddcn_2_1_0_sh_mask.h43233 #define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_POL__SHIFT … macro
H A Ddcn_2_0_0_sh_mask.h48742 #define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_POL__SHIFT … macro
H A Ddcn_3_0_0_sh_mask.h49110 #define LVTMA_PWRSEQ_CNTL__LVTMA_SYNCEN_POL__SHIFT … macro