Searched refs:H265H_DBG_REG (Results 1 – 4 of 4) sorted by relevance
| /OK3568_Linux_fs/external/mpp/mpp/hal/rkdec/h265d/ |
| H A D | hal_h265d_debug.h | 26 #define H265H_DBG_REG (0x00000008) macro
|
| H A D | hal_h265d_rkv.c | 967 if (hal_h265d_debug & H265H_DBG_REG) { in hal_h265d_rkv_start() 969 … h265h_dbg(H265H_DBG_REG, "RK_HEVC_DEC: regs[%02d]=%08X\n", i, ((RK_U32 *)hw_regs)[i]); in hal_h265d_rkv_start() 1062 if (hal_h265d_debug & H265H_DBG_REG) { in hal_h265d_rkv_wait() 1063 …h265h_dbg(H265H_DBG_REG, "RK_HEVC_DEC: regs[1]=0x%08X, regs[45]=0x%08x\n", ((RK_U32 *)hw_regs)[1],… in hal_h265d_rkv_wait()
|
| H A D | hal_h265d_vdpu382.c | 978 h265h_dbg(H265H_DBG_REG, "RK_HEVC_DEC: regs[%02d]=%08X\n", in hal_h265d_vdpu382_start() 1141 h265h_dbg(H265H_DBG_REG, "RK_HEVC_DEC: regs[%02d]=%08X\n", in hal_h265d_vdpu382_wait() 1146 h265h_dbg(H265H_DBG_REG, "RK_HEVC_DEC: regs[%02d]=%08X\n", in hal_h265d_vdpu382_wait()
|
| H A D | hal_h265d_vdpu34x.c | 1167 h265h_dbg(H265H_DBG_REG, "RK_HEVC_DEC: regs[%02d]=%08X\n", in hal_h265d_vdpu34x_start() 1333 h265h_dbg(H265H_DBG_REG, "RK_HEVC_DEC: regs[%02d]=%08X\n", in hal_h265d_vdpu34x_wait() 1338 h265h_dbg(H265H_DBG_REG, "RK_HEVC_DEC: regs[%02d]=%08X\n", in hal_h265d_vdpu34x_wait()
|