Home
last modified time | relevance | path

Searched refs:GENMO_WT__VGA_HSYNC_POL__SHIFT (Results 1 – 9 of 9) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h7176 #define GENMO_WT__VGA_HSYNC_POL__SHIFT 0x00000006 macro
H A Ddce_8_0_sh_mask.h10614 #define GENMO_WT__VGA_HSYNC_POL__SHIFT 0x6 macro
H A Ddce_10_0_sh_mask.h10998 #define GENMO_WT__VGA_HSYNC_POL__SHIFT 0x6 macro
H A Ddce_11_0_sh_mask.h10810 #define GENMO_WT__VGA_HSYNC_POL__SHIFT 0x6 macro
H A Ddce_11_2_sh_mask.h12064 #define GENMO_WT__VGA_HSYNC_POL__SHIFT 0x6 macro
H A Ddce_12_0_sh_mask.h2207 #define GENMO_WT__VGA_HSYNC_POL__SHIFT macro
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_sh_mask.h846 #define GENMO_WT__VGA_HSYNC_POL__SHIFT macro
H A Ddcn_2_0_0_sh_mask.h257 #define GENMO_WT__VGA_HSYNC_POL__SHIFT macro
H A Ddcn_3_0_0_sh_mask.h237 #define GENMO_WT__VGA_HSYNC_POL__SHIFT macro