Searched refs:FR_PLL_CONTROL (Results 1 – 1 of 1) sorted by relevance
44 #define FR_PLL_CONTROL 0x1b macro125 ret = meson_gxl_write_reg(phydev, BANK_BIST, FR_PLL_CONTROL, 0x5); in meson_gxl_config_init()