Home
last modified time | relevance | path

Searched refs:DSCC0_DSCC_PPS_CONFIG16__RANGE_MAX_QP1__SHIFT (Results 1 – 3 of 3) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_1_0_sh_mask.h44588 #define DSCC0_DSCC_PPS_CONFIG16__RANGE_MAX_QP1__SHIFT … macro
H A Ddcn_2_0_0_sh_mask.h51155 #define DSCC0_DSCC_PPS_CONFIG16__RANGE_MAX_QP1__SHIFT … macro
H A Ddcn_3_0_0_sh_mask.h50494 #define DSCC0_DSCC_PPS_CONFIG16__RANGE_MAX_QP1__SHIFT … macro