Searched refs:DEFAULT_CACHELINE (Results 1 – 2 of 2) sorted by relevance
797 *csz = DEFAULT_CACHELINE >> 2; /* Use the default size */ in ath_pci_read_cachesize()
968 #define DEFAULT_CACHELINE 32 macro