Home
last modified time | relevance | path

Searched refs:DDR_PCTL2_MSTR (Results 1 – 2 of 2) sorted by relevance

/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-rockchip/
H A Dsdram_pctl_px30.h15 #define DDR_PCTL2_MSTR 0x0 macro
/OK3568_Linux_fs/u-boot/drivers/ram/rockchip/
H A Dsdram_rv1126.c2208 bl = ((readl(pctl_base + DDR_PCTL2_MSTR) >> 16) & 0xf) * 2; in update_noc_timing()
2538 setbits_le32(pctl_base + DDR_PCTL2_MSTR, 0x1 << 29); in sdram_init_()
3374 setbits_le32(pctl_base + DDR_PCTL2_MSTR, PCTL2_DLL_OFF_MODE); in ddr_set_rate()
3376 clrbits_le32(pctl_base + DDR_PCTL2_MSTR, PCTL2_DLL_OFF_MODE); in ddr_set_rate()
3417 setbits_le32(pctl_base + DDR_PCTL2_MSTR, 0x1 << 29); in ddr_set_rate()