Home
last modified time | relevance | path

Searched refs:DCCG_PERFMON_CNTL__DCCG_PERF_RUN__SHIFT (Results 1 – 10 of 10) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h3016 #define DCCG_PERFMON_CNTL__DCCG_PERF_RUN__SHIFT 0x00000005 macro
H A Ddce_8_0_sh_mask.h1644 #define DCCG_PERFMON_CNTL__DCCG_PERF_RUN__SHIFT 0x5 macro
H A Ddce_10_0_sh_mask.h1646 #define DCCG_PERFMON_CNTL__DCCG_PERF_RUN__SHIFT 0x5 macro
H A Ddce_11_0_sh_mask.h1594 #define DCCG_PERFMON_CNTL__DCCG_PERF_RUN__SHIFT 0x5 macro
H A Ddce_11_2_sh_mask.h1756 #define DCCG_PERFMON_CNTL__DCCG_PERF_RUN__SHIFT 0x5 macro
H A Ddce_12_0_sh_mask.h2644 #define DCCG_PERFMON_CNTL__DCCG_PERF_RUN__SHIFT macro
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_sh_mask.h2008 #define DCCG_PERFMON_CNTL__DCCG_PERF_RUN__SHIFT macro
H A Ddcn_2_1_0_sh_mask.h464 #define DCCG_PERFMON_CNTL__DCCG_PERF_RUN__SHIFT macro
H A Ddcn_2_0_0_sh_mask.h582 #define DCCG_PERFMON_CNTL__DCCG_PERF_RUN__SHIFT macro
H A Ddcn_3_0_0_sh_mask.h562 #define DCCG_PERFMON_CNTL__DCCG_PERF_RUN__SHIFT macro