Home
last modified time | relevance | path

Searched refs:CNVC_SURFACE_PIXEL_FORMAT (Results 1 – 7 of 7) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_ipp.h36 SRI(CNVC_SURFACE_PIXEL_FORMAT, CNVC_CFG, id), \
76 IPP_SF(CNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT, CNVC_SURFACE_PIXEL_FORMAT, mask_sh), \
126 type CNVC_SURFACE_PIXEL_FORMAT; \
164 uint32_t CNVC_SURFACE_PIXEL_FORMAT; member
H A Ddcn10_dpp.c386 REG_SET(CNVC_SURFACE_PIXEL_FORMAT, 0, in dpp1_cnv_setup()
387 CNVC_SURFACE_PIXEL_FORMAT, pixel_format); in dpp1_cnv_setup()
H A Ddcn10_dpp_cm.c710 REG_SET(CNVC_SURFACE_PIXEL_FORMAT, 0, in dpp1_full_bypass()
711 CNVC_SURFACE_PIXEL_FORMAT, 0x8); in dpp1_full_bypass()
H A Ddcn10_dpp.h118 SRI(CNVC_SURFACE_PIXEL_FORMAT, CNVC_CFG, id), \
322 TF_SF(CNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT, CNVC_SURFACE_PIXEL_FORMAT, mask_sh), \
1065 type CNVC_SURFACE_PIXEL_FORMAT; \
1331 uint32_t CNVC_SURFACE_PIXEL_FORMAT; \
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_dpp.c221 REG_SET(CNVC_SURFACE_PIXEL_FORMAT, 0, in dpp2_cnv_setup()
222 CNVC_SURFACE_PIXEL_FORMAT, pixel_format); in dpp2_cnv_setup()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_dpp.h135 SRI(CNVC_SURFACE_PIXEL_FORMAT, CNVC_CFG, id), \
296 TF_SF(CNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT, CNVC_SURFACE_PIXEL_FORMAT, mask_sh), \
H A Ddcn30_dpp.c304 REG_SET_2(CNVC_SURFACE_PIXEL_FORMAT, 0, in dpp3_cnv_setup()
305 CNVC_SURFACE_PIXEL_FORMAT, pixel_format, in dpp3_cnv_setup()