Home
last modified time | relevance | path

Searched refs:CLK_DIV_R0X_VAL (Results 1 – 2 of 2) sorted by relevance

/OK3568_Linux_fs/u-boot/arch/arm/mach-exynos/
H A Dclock_init_exynos5.c717 writel(CLK_DIV_R0X_VAL, &clk->div_r0x); in exynos5250_system_clock_init()
721 writel(CLK_DIV_R0X_VAL, &clk->div_r0x); in exynos5250_system_clock_init()
H A Dexynos5_setup.h205 #define CLK_DIV_R0X_VAL 0x10 macro