Searched hist:fdf86c202c17adfc6f6313dc35f685b1d22b8125 (Results 1 – 1 of 1) sorted by relevance
| /rk3399_rockchip-uboot/board/boundary/nitrogen6x/ |
| H A D | ddr-setup.cfg | fdf86c202c17adfc6f6313dc35f685b1d22b8125 Wed Jul 17 19:46:15 UTC 2013 Troy Kisky <troy.kisky@boundarydevices.com> ddr cfg: DRAM_RESET needs 0x00020030
The old value of 0x000e0030 will cause ethernet
timeout issues on the sabrelite and possibly other
boards using the KSZ9021.
I have no explanation as to why.
But this is a correct change, the TRM will be updated
to show that 00b is the only valid setting for bits
19-18 of DRAM_RESET.
My thanks go to Liu Hui(Jason) for this information.
Acked-by: Fabio Estevam <fabio.estevam@freescale.com>
Acked-by: Stefano Babic <sbabic@denx.de>
Signed-off-by: Troy Kisky <troy.kisky@boundarydevices.com>
|