Home
last modified time | relevance | path

Searched hist:f65415b30e5dcc2b16d86dfc2331d35cae7b5250 (Results 1 – 1 of 1) sorted by relevance

/optee_os/core/arch/riscv/
H A Driscv.mkf65415b30e5dcc2b16d86dfc2331d35cae7b5250 Fri May 19 03:50:03 UTC 2023 Alvin Chang <alvinga@andestech.com> core: riscv: Add default variables for platform ISA, ABI and code model

In RISC-V, each platform may have different supported ISA extensions,
ABI, and code model. In this commit, we define the default variables
of ISA extensions, ABI, and code model in RISC-V core Makefile. The
platform can further overrides the values in their plat-*/conf.mk.

Signed-off-by: Alvin Chang <alvinga@andestech.com>
Acked-by: Jens Wiklander <jens.wiklander@linaro.org>