Searched hist:ea8eff1fe080bef7c5cdfea734d8ac4cdd957c4c (Results 1 – 1 of 1) sorted by relevance
| /rk3399_rockchip-uboot/arch/arm/include/asm/ |
| H A D | omap_common.h | ea8eff1fe080bef7c5cdfea734d8ac4cdd957c4c Tue Feb 12 21:29:05 UTC 2013 Lokesh Vutla <lokeshvutla@ti.com> arm: dra7xx: clock: Add the dplls data
A new DPLL DDR is added in DRA7XX socs. Now clocks to
EMIF CD is from DPLL DDR. So DPLL DDR should be locked
before initializing RAM.
Also adding other dpll data which are different from OMAP5 ES2.0.
SYS_CLK running at 20MHz is introduced in DRA7xx socs.
Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
Signed-off-by: R Sricharan <r.sricharan@ti.com>
Reviewed-by: Tom Rini <trini@ti.com>
|