Home
last modified time | relevance | path

Searched hist:e19b9004575cacf1f64fff894621adafe0e7ea7f (Results 1 – 3 of 3) sorted by relevance

/rk3399_rockchip-uboot/drivers/spi/
H A Dpic32_spi.ce19b9004575cacf1f64fff894621adafe0e7ea7f Thu Jun 02 08:56:08 UTC 2016 Purna Chandra Mandal <purna.mandal@microchip.com> spi: pic32_spi: add SPI master driver for PIC32 SoC.

This driver implements SPI protocol in master mode to communicate
with the SPI device connected on SPI bus. It handles /CS explicitly
by controlling respective pin as gpio ('cs-gpios' property in dt node)
and uses PIO mode for SPI transaction. It is configurable based
on driver-model only.

Cc: Jagan Teki <jteki@openedev.com>
Signed-off-by: Purna Chandra Mandal <purna.mandal@microchip.com>
Reviewed-by: Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
H A DKconfige19b9004575cacf1f64fff894621adafe0e7ea7f Thu Jun 02 08:56:08 UTC 2016 Purna Chandra Mandal <purna.mandal@microchip.com> spi: pic32_spi: add SPI master driver for PIC32 SoC.

This driver implements SPI protocol in master mode to communicate
with the SPI device connected on SPI bus. It handles /CS explicitly
by controlling respective pin as gpio ('cs-gpios' property in dt node)
and uses PIO mode for SPI transaction. It is configurable based
on driver-model only.

Cc: Jagan Teki <jteki@openedev.com>
Signed-off-by: Purna Chandra Mandal <purna.mandal@microchip.com>
Reviewed-by: Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
H A DMakefilee19b9004575cacf1f64fff894621adafe0e7ea7f Thu Jun 02 08:56:08 UTC 2016 Purna Chandra Mandal <purna.mandal@microchip.com> spi: pic32_spi: add SPI master driver for PIC32 SoC.

This driver implements SPI protocol in master mode to communicate
with the SPI device connected on SPI bus. It handles /CS explicitly
by controlling respective pin as gpio ('cs-gpios' property in dt node)
and uses PIO mode for SPI transaction. It is configurable based
on driver-model only.

Cc: Jagan Teki <jteki@openedev.com>
Signed-off-by: Purna Chandra Mandal <purna.mandal@microchip.com>
Reviewed-by: Daniel Schwierzeck <daniel.schwierzeck@gmail.com>