Searched hist:dfa551e49c072b9f4e1b0486a4091cd80733733b (Results 1 – 1 of 1) sorted by relevance
| /rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra210/ |
| H A D | clock.c | dfa551e49c072b9f4e1b0486a4091cd80733733b Mon Oct 05 22:58:52 UTC 2015 Stephen Warren <swarren@nvidia.com> ARM: tegra210: implement PLLE init procedure from TRM
Implement the procedure that the TRM mandates to initialize PLLREFE and
PLLE. This makes the PLL actually lock.
Note that this section of the TRM is being cleaned up to remove some
confusion. The set of register accesses in this patch should be final,
although the step numbers/descriptions might still change.
Signed-off-by: Stephen Warren <swarren@nvidia.com>
Signed-off-by: Tom Warren <twarren@nvidia.com>
|