Searched hist:dea1e8ee8008c58fbbbf63ff1093bf1c98c77c4d (Results 1 – 1 of 1) sorted by relevance
| /rk3399_ARM-atf/plat/rockchip/rk3399/ |
| H A D | platform.mk | dea1e8ee8008c58fbbbf63ff1093bf1c98c77c4d Wed Jun 28 00:40:26 UTC 2017 Caesar Wang <wxt@rock-chips.com> rockchip: enable A53's erratum 855873 for rk3399
For rk3399, the L2ACTLR[14] is 0 by default, as ACE CCI-500 doesn't
support WriteEvict. and you will hit the condition L2ACTLR[3] with 0,
as the Evict transactions should propagate to CCI-500 since it has
snoop filters.
Maybe this erratum applies to all Cortex-A53 cores so far, especially
if RK3399's A53 is a r0p4. we should enable it to avoid data corruption,
Change-Id: Ib86933f1fc84f8919c8e43dac41af60fd0c3ce2f
Signed-off-by: Caesar Wang <wxt@rock-chips.com>
|