Home
last modified time | relevance | path

Searched hist:d764129d30768df72cd07844dd50d11e74b0de14 (Results 1 – 4 of 4) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/include/asm/armv8/
H A Dmmu.hd764129d30768df72cd07844dd50d11e74b0de14 Thu Nov 05 03:15:49 UTC 2015 Alison Wang <b18965@freescale.com> armv8/layerscape: Update MMU table with execute-never bits

For most device addresses excution shouldn't be allowed. Revise
the MMU table to enforce execute-never bits. OCRAM, DDR and IFC
are allowed for excution.

Signed-off-by: York Sun <yorksun@freescale.com>
Signed-off-by: Alison Wang <alison.wang@freescale.com>
Reported-by: Zhichun Hua <zhichun.hua@freescale.com>
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-fsl-layerscape/
H A Dcpu.hd764129d30768df72cd07844dd50d11e74b0de14 Thu Nov 05 03:15:49 UTC 2015 Alison Wang <b18965@freescale.com> armv8/layerscape: Update MMU table with execute-never bits

For most device addresses excution shouldn't be allowed. Revise
the MMU table to enforce execute-never bits. OCRAM, DDR and IFC
are allowed for excution.

Signed-off-by: York Sun <yorksun@freescale.com>
Signed-off-by: Alison Wang <alison.wang@freescale.com>
Reported-by: Zhichun Hua <zhichun.hua@freescale.com>
/rk3399_rockchip-uboot/arch/arm/cpu/armv8/
H A Dcache_v8.cd764129d30768df72cd07844dd50d11e74b0de14 Thu Nov 05 03:15:49 UTC 2015 Alison Wang <b18965@freescale.com> armv8/layerscape: Update MMU table with execute-never bits

For most device addresses excution shouldn't be allowed. Revise
the MMU table to enforce execute-never bits. OCRAM, DDR and IFC
are allowed for excution.

Signed-off-by: York Sun <yorksun@freescale.com>
Signed-off-by: Alison Wang <alison.wang@freescale.com>
Reported-by: Zhichun Hua <zhichun.hua@freescale.com>
/rk3399_rockchip-uboot/arch/arm/cpu/armv8/fsl-layerscape/
H A Dcpu.cd764129d30768df72cd07844dd50d11e74b0de14 Thu Nov 05 03:15:49 UTC 2015 Alison Wang <b18965@freescale.com> armv8/layerscape: Update MMU table with execute-never bits

For most device addresses excution shouldn't be allowed. Revise
the MMU table to enforce execute-never bits. OCRAM, DDR and IFC
are allowed for excution.

Signed-off-by: York Sun <yorksun@freescale.com>
Signed-off-by: Alison Wang <alison.wang@freescale.com>
Reported-by: Zhichun Hua <zhichun.hua@freescale.com>