Home
last modified time | relevance | path

Searched hist:d68c9429271d31aadb048b536f177cc2a9bd5c26 (Results 1 – 2 of 2) sorted by relevance

/rk3399_rockchip-uboot/board/nvidia/venice2/
H A Dpinmux-config-venice2.hd68c9429271d31aadb048b536f177cc2a9bd5c26 Fri Mar 21 18:29:01 UTC 2014 Stephen Warren <swarren@nvidia.com> ARM: tegra: Tegra124 pinmux cleanup

This renames all the pinmux pins, drive groups, and functions so they
have a prefix which matches the type name. These lists are also auto-
generated using scripts that were also used to generate the kernel
pinctrl drivers. This ensures that the lists are consistent between the
two.

The entries in tegra124_pingroups[] are all updated to remove the columns
which are no longer used.

All affected code is updated to match.

There are differences in the set of drive groups. I have validated this
against the TRM. There are differences order of pin definitions in
pinmux.c; these previously had significant mismatches with the correct
order:-( I adjusted a few entries in pinmux-config-venice2.h since the
set of legal functions for some pins was updated to match the TRM.

Signed-off-by: Stephen Warren <swarren@nvidia.com>
Signed-off-by: Tom Warren <twarren@nvidia.com>
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-tegra124/
H A Dpinmux.hd68c9429271d31aadb048b536f177cc2a9bd5c26 Fri Mar 21 18:29:01 UTC 2014 Stephen Warren <swarren@nvidia.com> ARM: tegra: Tegra124 pinmux cleanup

This renames all the pinmux pins, drive groups, and functions so they
have a prefix which matches the type name. These lists are also auto-
generated using scripts that were also used to generate the kernel
pinctrl drivers. This ensures that the lists are consistent between the
two.

The entries in tegra124_pingroups[] are all updated to remove the columns
which are no longer used.

All affected code is updated to match.

There are differences in the set of drive groups. I have validated this
against the TRM. There are differences order of pin definitions in
pinmux.c; these previously had significant mismatches with the correct
order:-( I adjusted a few entries in pinmux-config-venice2.h since the
set of legal functions for some pins was updated to match the TRM.

Signed-off-by: Stephen Warren <swarren@nvidia.com>
Signed-off-by: Tom Warren <twarren@nvidia.com>