Home
last modified time | relevance | path

Searched hist:d6102295c5694138b2df85069cefab2e46694598 (Results 1 – 2 of 2) sorted by relevance

/rk3399_ARM-atf/plat/nvidia/tegra/soc/t186/
H A Dplat_setup.cd6102295c5694138b2df85069cefab2e46694598 Tue Mar 21 07:58:50 UTC 2017 Anthony Zhou <anzhou@nvidia.com> Tegra186: setup: fix defects flagged by MISRA scan

Main fixes:

Added explicit casts (e.g. 0U) to integers in order for them to be
compatible with whatever operation they're used in [Rule 10.1]

Force operands of an operator to the same type category [Rule 10.4]

Added curly braces ({}) around if statements in order to
make them compound [Rule 15.6]

Change-Id: I4840c3122939f736113d61f1462af3bd7b0b5085
Signed-off-by: Anthony Zhou <anzhou@nvidia.com>
/rk3399_ARM-atf/plat/nvidia/tegra/include/
H A Dtegra_private.hd6102295c5694138b2df85069cefab2e46694598 Tue Mar 21 07:58:50 UTC 2017 Anthony Zhou <anzhou@nvidia.com> Tegra186: setup: fix defects flagged by MISRA scan

Main fixes:

Added explicit casts (e.g. 0U) to integers in order for them to be
compatible with whatever operation they're used in [Rule 10.1]

Force operands of an operator to the same type category [Rule 10.4]

Added curly braces ({}) around if statements in order to
make them compound [Rule 15.6]

Change-Id: I4840c3122939f736113d61f1462af3bd7b0b5085
Signed-off-by: Anthony Zhou <anzhou@nvidia.com>