Home
last modified time | relevance | path

Searched hist:ce4c820d8ccf803dac0329cabdd6e75c78e81f4e (Results 1 – 1 of 1) sorted by relevance

/rk3399_ARM-atf/bl1/
H A Dbl1_main.cce4c820d8ccf803dac0329cabdd6e75c78e81f4e Mon Mar 30 16:15:16 UTC 2015 Dan Handley <dan.handley@arm.com> Remove use of PLATFORM_CACHE_LINE_SIZE

The required platform constant PLATFORM_CACHE_LINE_SIZE is
unnecessary since CACHE_WRITEBACK_GRANULE effectively provides the
same information. CACHE_WRITEBACK_GRANULE is preferred since this
is an architecturally defined term and allows comparison with the
corresponding hardware register value.

Replace all usage of PLATFORM_CACHE_LINE_SIZE with
CACHE_WRITEBACK_GRANULE.

Also, add a runtime assert in BL1 to check that the provided
CACHE_WRITEBACK_GRANULE matches the value provided in CTR_EL0.

Change-Id: If87286be78068424217b9f3689be358356500dcd