Searched hist:c5c1af0db66fe09558f3158c5af3d5a7ca866140 (Results 1 – 1 of 1) sorted by relevance
| /rk3399_ARM-atf/lib/cpus/aarch64/ |
| H A D | denver.S | c5c1af0db66fe09558f3158c5af3d5a7ca866140 Sun May 24 23:26:22 UTC 2020 Varun Wadekar <vwadekar@nvidia.com> cpus: denver: disable cycle counter when event counting is prohibited
The Denver CPUs implement support for PMUv3 for ARMv8.1 and expect the
PMCR_EL0 to be saved in non-secure context.
This patch disables cycle counter when event counting is prohibited
immediately on entering the secure world to avoid leaking useful
information about the PMU counters. The context saving code later
saves the value of PMCR_EL0 to the non-secure world context.
Verified with 'PMU Leakage' test suite.
******************************* Summary *******************************
> Test suite 'PMU Leakage'
Passed
=================================
Tests Skipped : 2
Tests Passed : 2
Tests Failed : 0
Tests Crashed : 0
Total tests : 4
=================================
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Change-Id: I3675e2b99b44ed23d86e29a5af1b496e80324875
|