Home
last modified time | relevance | path

Searched hist:bdef7876adf74dea6178f2143705bc41262c7b06 (Results 1 – 1 of 1) sorted by relevance

/rk3399_rockchip-uboot/board/terasic/sockit/qts/
H A Dsdram_config.hbdef7876adf74dea6178f2143705bc41262c7b06 Wed Sep 21 02:26:04 UTC 2016 Chin Liang See <clsee@altera.com> arm: socfpga: sockit: Adding handoff for SDRAM ctrlcfg.extratime1

Adding new handoff for SDRAM ctrcfg.extratime1 which is
required for stable LPDDR2 operation. Since the board is
using DDR3, the handoff is set to default value 0.

Signed-off-by: Chin Liang See <clsee@altera.com>
Cc: Marek Vasut <marex@denx.de>
Cc: Dinh Nguyen <dinguyen@opensource.altera.com>