Home
last modified time | relevance | path

Searched hist:bc2637e3799dbc9642447ddb719e0262347b1309 (Results 1 – 1 of 1) sorted by relevance

/rk3399_ARM-atf/plat/xilinx/versal/
H A Dbl31_versal_setup.cbc2637e3799dbc9642447ddb719e0262347b1309 Wed Aug 11 09:52:35 UTC 2021 Abhyuday Godhasara <abhyuday.godhasara@xilinx.com> fix(plat/xilinx/versal): resolve misra R15.7

MISRA Violation: MISRA-C:2012 R.15.7
- All if . . else if constructs shall be terminated with an else statement

Signed-off-by: Abhyuday Godhasara <abhyuday.godhasara@xilinx.com>
Change-Id: Iea32e32b5683f7accd7fac8d557957f05ed0f5c5