Searched hist:bbc5b36b2519d5aaa267a2bffba4b3e44dc8f51c (Results 1 – 2 of 2) sorted by relevance
| /rk3399_rockchip-uboot/drivers/pci/ |
| H A D | Kconfig | bbc5b36b2519d5aaa267a2bffba4b3e44dc8f51c Fri Aug 05 22:10:34 UTC 2016 Stephen Warren <swarren@nvidia.com> pci: tegra: port to standard clock/reset/pwr domain APIs
Tegra186 supports the new standard clock, reset, and power domain APIs.
Older Tegra SoCs still use custom APIs. Enhance the Tegra PCIe driver so
that it can operate with either set of APIs.
On Tegra186, the BPMP handles all aspects of PCIe PHY (UPHY) programming.
Consequently, this logic is disabled too.
Signed-off-by: Stephen Warren <swarren@nvidia.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
Signed-off-by: Tom Warren <twarren@nvidia.com>
|
| H A D | pci_tegra.c | bbc5b36b2519d5aaa267a2bffba4b3e44dc8f51c Fri Aug 05 22:10:34 UTC 2016 Stephen Warren <swarren@nvidia.com> pci: tegra: port to standard clock/reset/pwr domain APIs
Tegra186 supports the new standard clock, reset, and power domain APIs.
Older Tegra SoCs still use custom APIs. Enhance the Tegra PCIe driver so
that it can operate with either set of APIs.
On Tegra186, the BPMP handles all aspects of PCIe PHY (UPHY) programming.
Consequently, this logic is disabled too.
Signed-off-by: Stephen Warren <swarren@nvidia.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
Signed-off-by: Tom Warren <twarren@nvidia.com>
|