Searched hist:aff2523f6998dca1f667aa0d26cc8f351c5628dc (Results 1 – 5 of 5) sorted by relevance
| /rk3399_rockchip-uboot/arch/x86/cpu/ |
| H A D | mtrr.c | aff2523f6998dca1f667aa0d26cc8f351c5628dc Thu Jan 01 23:18:07 UTC 2015 Simon Glass <sjg@chromium.org> x86: Add support for MTRRs
Memory Type Range Registers are used to tell the CPU whether memory is
cacheable and if so the cache write mode to use.
Clean up the existing header file to follow style, and remove the unneeded
code.
These can speed up booting so should be supported. Add these to global_data
so they can be requested while booting. We will apply the changes during
relocation (in a later commit).
Signed-off-by: Simon Glass <sjg@chromium.org>
|
| H A D | Makefile | aff2523f6998dca1f667aa0d26cc8f351c5628dc Thu Jan 01 23:18:07 UTC 2015 Simon Glass <sjg@chromium.org> x86: Add support for MTRRs
Memory Type Range Registers are used to tell the CPU whether memory is
cacheable and if so the cache write mode to use.
Clean up the existing header file to follow style, and remove the unneeded
code.
These can speed up booting so should be supported. Add these to global_data
so they can be requested while booting. We will apply the changes during
relocation (in a later commit).
Signed-off-by: Simon Glass <sjg@chromium.org>
|
| /rk3399_rockchip-uboot/arch/x86/include/asm/ |
| H A D | mtrr.h | aff2523f6998dca1f667aa0d26cc8f351c5628dc Thu Jan 01 23:18:07 UTC 2015 Simon Glass <sjg@chromium.org> x86: Add support for MTRRs
Memory Type Range Registers are used to tell the CPU whether memory is
cacheable and if so the cache write mode to use.
Clean up the existing header file to follow style, and remove the unneeded
code.
These can speed up booting so should be supported. Add these to global_data
so they can be requested while booting. We will apply the changes during
relocation (in a later commit).
Signed-off-by: Simon Glass <sjg@chromium.org>
|
| H A D | global_data.h | aff2523f6998dca1f667aa0d26cc8f351c5628dc Thu Jan 01 23:18:07 UTC 2015 Simon Glass <sjg@chromium.org> x86: Add support for MTRRs
Memory Type Range Registers are used to tell the CPU whether memory is
cacheable and if so the cache write mode to use.
Clean up the existing header file to follow style, and remove the unneeded
code.
These can speed up booting so should be supported. Add these to global_data
so they can be requested while booting. We will apply the changes during
relocation (in a later commit).
Signed-off-by: Simon Glass <sjg@chromium.org>
|
| /rk3399_rockchip-uboot/arch/x86/cpu/coreboot/ |
| H A D | coreboot.c | aff2523f6998dca1f667aa0d26cc8f351c5628dc Thu Jan 01 23:18:07 UTC 2015 Simon Glass <sjg@chromium.org> x86: Add support for MTRRs
Memory Type Range Registers are used to tell the CPU whether memory is
cacheable and if so the cache write mode to use.
Clean up the existing header file to follow style, and remove the unneeded
code.
These can speed up booting so should be supported. Add these to global_data
so they can be requested while booting. We will apply the changes during
relocation (in a later commit).
Signed-off-by: Simon Glass <sjg@chromium.org>
|