Searched hist:a307760ab48b428f4c2ac8b5676b29c56eee9f82 (Results 1 – 1 of 1) sorted by relevance
| /rk3399_rockchip-uboot/board/freescale/mx6sabresd/ |
| H A D | mx6sabresd.c | a307760ab48b428f4c2ac8b5676b29c56eee9f82 Tue Jan 05 19:02:53 UTC 2016 Fabio Estevam <fabio.estevam@nxp.com> mx6sabresd: Simplify the Ethernet PHY configuration
As per the AR8031 datasheet:
"For a reliable power on reset, suggest to keep asserting the reset
low long enough (10ms) to ensure the clock is stable and clock-to-reset
1ms requirement is satisfied."
So do as suggested and also add a 100us delay after deasserting the
reset line to guarantee that the PHY ID can be read correctly and the
Atheros 8031 PHY driver can be loaded automatically.
This results in a simpler code.
Signed-off-by: Fabio Estevam <fabio.estevam@nxp.com>
Acked-by: Joe Hershberger <joe.hershberger@ni.com>
|