Home
last modified time | relevance | path

Searched hist:"91239 f2c05c5df041e4a570a9d29c0ccbc34269a" (Results 1 – 4 of 4) sorted by relevance

/rk3399_ARM-atf/plat/intel/soc/common/soc/
H A Dsocfpga_mailbox.c91239f2c05c5df041e4a570a9d29c0ccbc34269a Wed May 17 04:26:11 UTC 2023 Jit Loon Lim <jit.loon.lim@intel.com> feat(intel): setup SEU ERR read interface for FP8

Enable SEU ERR read interfaces for non-secure world to read out SEU status
for DDR.
SEU ERR SMC opcode updated to 0xC2000099

Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com>
Change-Id: I0618dfcdc86a7c1e0c8047b7214d369866dd2281
/rk3399_ARM-atf/plat/intel/soc/common/include/
H A Dsocfpga_mailbox.h91239f2c05c5df041e4a570a9d29c0ccbc34269a Wed May 17 04:26:11 UTC 2023 Jit Loon Lim <jit.loon.lim@intel.com> feat(intel): setup SEU ERR read interface for FP8

Enable SEU ERR read interfaces for non-secure world to read out SEU status
for DDR.
SEU ERR SMC opcode updated to 0xC2000099

Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com>
Change-Id: I0618dfcdc86a7c1e0c8047b7214d369866dd2281
H A Dsocfpga_sip_svc.h91239f2c05c5df041e4a570a9d29c0ccbc34269a Wed May 17 04:26:11 UTC 2023 Jit Loon Lim <jit.loon.lim@intel.com> feat(intel): setup SEU ERR read interface for FP8

Enable SEU ERR read interfaces for non-secure world to read out SEU status
for DDR.
SEU ERR SMC opcode updated to 0xC2000099

Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com>
Change-Id: I0618dfcdc86a7c1e0c8047b7214d369866dd2281
/rk3399_ARM-atf/plat/intel/soc/common/
H A Dsocfpga_sip_svc.c91239f2c05c5df041e4a570a9d29c0ccbc34269a Wed May 17 04:26:11 UTC 2023 Jit Loon Lim <jit.loon.lim@intel.com> feat(intel): setup SEU ERR read interface for FP8

Enable SEU ERR read interfaces for non-secure world to read out SEU status
for DDR.
SEU ERR SMC opcode updated to 0xC2000099

Signed-off-by: Jit Loon Lim <jit.loon.lim@intel.com>
Change-Id: I0618dfcdc86a7c1e0c8047b7214d369866dd2281