Searched hist:"8 e9e62c946e295ca8e0b81d07b6b1cc884a70bc1" (Results 1 – 1 of 1) sorted by relevance
| /rk3399_rockchip-uboot/drivers/ddr/altera/ |
| H A D | sequencer.c | 8e9e62c946e295ca8e0b81d07b6b1cc884a70bc1 Mon Apr 04 15:28:16 UTC 2016 Marek Vasut <marex@denx.de> ddr: altera: Fix scc_mgr_set() argument order
The code should be setting registers to zero, not one register to value.
Swap the order of arguments to correct the behavior. The behavior is now
in-line with code generated by Quartus 15.1 .
Signed-off-by: Marek Vasut <marex@denx.de>
Cc: Dinh Nguyen <dinguyen@opensource.altera.com>
Cc: Chin Liang See <clsee@altera.com>
|